{"id":"https://openalex.org/W7214967247","doi":"https://doi.org/10.1016/j.vlsi.2026.102896","title":"A 1.7-GHz bulk-voltage-tunable regulated cascode current mirror at 90-nm CMOS technology","display_name":"A 1.7-GHz bulk-voltage-tunable regulated cascode current mirror at 90-nm CMOS technology","publication_year":2026,"publication_date":"2026-09-30","ids":{"openalex":"https://openalex.org/W7214967247","doi":"https://doi.org/10.1016/j.vlsi.2026.102896"},"language":"en","primary_location":{"id":"doi:10.1016/j.vlsi.2026.102896","doi":"https://doi.org/10.1016/j.vlsi.2026.102896","is_oa":false,"landing_page_url":"https://doi.org/10.1016/j.vlsi.2026.102896","pdf_url":null,"source":{"id":"https://openalex.org/S139392130","display_name":"Integration","issn_l":"0167-9260","issn":["0167-9260","1872-7522"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["ccf-c","cwts-core","dongbi-d","jufo-1","norway-1","poland-70","russia-white-list-2"],"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Integration","raw_type":"journal-article"},"volume":null,"type":"article","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5068081247","display_name":"Uma Sharma","orcid":"https://orcid.org/0000-0001-6156-0552","observed_orcids":["https://orcid.org/0000-0001-6156-0552"]},"institutions":[{"id":"https://openalex.org/I4405257060","display_name":"Ajay Kumar Garg Engineering College","ror":"https://ror.org/04vddbq17","country_code":"IN","type":"education","lineage":["https://openalex.org/I4405257060"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Uma Sharma","raw_affiliation_strings":["Ajay Kumar Garg Engineering College Ghaziabad, INDIA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Ajay Kumar Garg Engineering College Ghaziabad, INDIA","institution_ids":["https://openalex.org/I4405257060"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5153600104","display_name":"Pritty","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Pritty","raw_affiliation_strings":["Independent Researcher","Krishna Institute of Engineering & Technology (KIET), Ghaziabad, Delhi-NCR, Uttar Pradesh, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Independent Researcher","institution_ids":[]},{"raw_affiliation_string":"Krishna Institute of Engineering & Technology (KIET), Ghaziabad, Delhi-NCR, Uttar Pradesh, India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5153678040","display_name":"Pravesh","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Richa Srivastava","raw_affiliation_strings":["Krishna Institute of Engineering & Technology (KIET), Ghaziabad, Delhi-NCR, Uttar Pradesh, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Krishna Institute of Engineering & Technology (KIET), Ghaziabad, Delhi-NCR, Uttar Pradesh, India","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5154169585","display_name":"Pravesh","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Pravesh","raw_affiliation_strings":["Independent Researcher","Krishna Institute of Engineering & Technology (KIET), Ghaziabad, Delhi-NCR, Uttar Pradesh, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Independent Researcher","institution_ids":[]},{"raw_affiliation_string":"Krishna Institute of Engineering & Technology (KIET), Ghaziabad, Delhi-NCR, Uttar Pradesh, India","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5153600104"],"corresponding_institution_ids":[],"apc_list":{"value":2230,"currency":"USD","value_usd":2230},"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"112","issue":null,"first_page":"102896","last_page":"102896"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.6801999807357788,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.6801999807357788,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.31130000948905945,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.005400000140070915,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cascode-current-mirror","display_name":"cascode current mirror","score":0.9419999718666077},{"id":"https://openalex.org/keywords/negative-feedback","display_name":"negative feedback","score":0.8539999723434448},{"id":"https://openalex.org/keywords/output-resistance","display_name":"output resistance","score":0.8889999985694885},{"id":"https://openalex.org/keywords/current-matching","display_name":"current matching","score":0.8090000152587891},{"id":"https://openalex.org/keywords/90-nm-cmos","display_name":"90 nm CMOS","score":0.8450000286102295}],"concepts":[{"id":"https://openalex.org/C2775946640","wikidata":"https://www.wikidata.org/wiki/Q1735017","display_name":"Cascode","level":4,"score":0.6624000072479248},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6347000002861023},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.48100000619888306},{"id":"https://openalex.org/C173966970","wikidata":"https://www.wikidata.org/wiki/Q786012","display_name":"Current mirror","level":4,"score":0.44020000100135803},{"id":"https://openalex.org/C148043351","wikidata":"https://www.wikidata.org/wiki/Q4456944","display_name":"Current (fluid)","level":2,"score":0.39989998936653137},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.3723999857902527},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.36899998784065247},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3555000126361847},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3425000011920929},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3409000039100647},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.33649998903274536},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.31679999828338623},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2628999948501587},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.26109999418258667},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.25040000677108765}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1016/j.vlsi.2026.102896","doi":"https://doi.org/10.1016/j.vlsi.2026.102896","is_oa":false,"landing_page_url":"https://doi.org/10.1016/j.vlsi.2026.102896","pdf_url":null,"source":{"id":"https://openalex.org/S139392130","display_name":"Integration","issn_l":"0167-9260","issn":["0167-9260","1872-7522"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["ccf-c","cwts-core","dongbi-d","jufo-1","norway-1","poland-70","russia-white-list-2"],"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Integration","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W199421064","https://openalex.org/W1997321302","https://openalex.org/W2019366344","https://openalex.org/W2023420003","https://openalex.org/W2070352314","https://openalex.org/W2074190208","https://openalex.org/W2124441272","https://openalex.org/W2134861241","https://openalex.org/W2337074574","https://openalex.org/W2338191306","https://openalex.org/W2588662529","https://openalex.org/W2604937126","https://openalex.org/W2740367562","https://openalex.org/W2742783608","https://openalex.org/W2947890810","https://openalex.org/W3021335577","https://openalex.org/W3094315930","https://openalex.org/W3155534521","https://openalex.org/W4282973614","https://openalex.org/W4309708475","https://openalex.org/W4321015076","https://openalex.org/W4366987607","https://openalex.org/W4380204228","https://openalex.org/W4385210893","https://openalex.org/W4389848487","https://openalex.org/W4391386624","https://openalex.org/W4405825872","https://openalex.org/W4409887584","https://openalex.org/W4411049351","https://openalex.org/W4411336245"],"related_works":["https://openalex.org/W2022639170","https://openalex.org/W2402283954","https://openalex.org/W4408197652","https://openalex.org/W1969813574","https://openalex.org/W2337074574","https://openalex.org/W2142940321","https://openalex.org/W1970672184","https://openalex.org/W2579826110","https://openalex.org/W7163062475","https://openalex.org/W2118176360"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-11-10T11:39:43.021295","created_date":"2026-10-01T00:00:00"}