{"id":"https://openalex.org/W7214948419","doi":"https://doi.org/10.11591/eei.v15i5.13505","title":"Ultra-low-power 2D DCT/IDCT architecture using hybrid GDI-PTL adders and Wallace tree multipliers","display_name":"Ultra-low-power 2D DCT/IDCT architecture using hybrid GDI-PTL adders and Wallace tree multipliers","publication_year":2026,"publication_date":"2026-10-01","ids":{"openalex":"https://openalex.org/W7214948419","doi":"https://doi.org/10.11591/eei.v15i5.13505"},"language":"en","primary_location":{"id":"doi:10.11591/eei.v15i5.13505","doi":"https://doi.org/10.11591/eei.v15i5.13505","is_oa":true,"landing_page_url":"https://doi.org/10.11591/eei.v15i5.13505","pdf_url":"https://beei.org/index.php/EEI/article/download/13505/5051","source":{"id":"https://openalex.org/S2765016208","display_name":"Bulletin of Electrical Engineering and Informatics","issn_l":"2089-3191","issn":["2089-3191","2302-9285"],"is_oa":true,"is_in_doaj":false,"is_core":false,"listed_in":["jufo-1","poland-20","russia-white-list-2"],"host_organization":"https://openalex.org/P4310315009","host_organization_name":"Institute of Advanced Engineering and Science (IAES)","host_organization_lineage":["https://openalex.org/P4310315009"],"host_organization_lineage_names":["Institute of Advanced Engineering and Science (IAES)"],"type":"journal"},"license":"cc-by-sa","license_id":"https://openalex.org/licenses/cc-by-sa","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Bulletin of Electrical Engineering and Informatics","raw_type":"journal-article"},"volume":null,"type":"article","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"diamond","oa_url":"https://beei.org/index.php/EEI/article/download/13505/5051","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5132818262","display_name":"K. Bhavya","orcid":"https://orcid.org/0000-0003-2228-8415","observed_orcids":["https://orcid.org/0000-0003-2228-8415"]},"institutions":[{"id":"https://openalex.org/I65674248","display_name":"Visvesvaraya Technological University","ror":"https://ror.org/00ha14p11","country_code":"IN","type":"education","lineage":["https://openalex.org/I65674248"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Bhavya K B","raw_affiliation_strings":["Visvesvaraya Technological University"],"raw_orcid":"https://orcid.org/0000-0003-2228-8415","affiliations":[{"raw_affiliation_string":"Visvesvaraya Technological University","institution_ids":["https://openalex.org/I65674248"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5153640655","display_name":"A M Vijaya Prakash","orcid":"https://orcid.org/0009-0005-3879-6432","observed_orcids":["https://orcid.org/0009-0005-3879-6432"]},"institutions":[{"id":"https://openalex.org/I65674248","display_name":"Visvesvaraya Technological University","ror":"https://ror.org/00ha14p11","country_code":"IN","type":"education","lineage":["https://openalex.org/I65674248"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"A M Vijaya Prakash","raw_affiliation_strings":["Visvesvaraya Technological University"],"raw_orcid":"https://orcid.org/0009-0005-3879-6432","affiliations":[{"raw_affiliation_string":"Visvesvaraya Technological University","institution_ids":["https://openalex.org/I65674248"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I65674248"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"15","issue":"5","first_page":"3975","last_page":"3989"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.8560000061988831,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.8560000061988831,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.05889999866485596,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.039900001138448715,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/discrete-cosine-transform","display_name":"discrete cosine transform","score":0.9700000286102295},{"id":"https://openalex.org/keywords/inverse-discrete-cosine-transform","display_name":"inverse discrete cosine transform","score":0.9760000109672546},{"id":"https://openalex.org/keywords/low-power-hardware-design","display_name":"low-power hardware design","score":0.8190000057220459},{"id":"https://openalex.org/keywords/gate-diffusion-input-logic","display_name":"gate diffusion input logic","score":0.8450000286102295},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"pass transistor logic","score":0.9610000252723694},{"id":"https://openalex.org/keywords/wallace-tree-multiplier","display_name":"Wallace tree multiplier","score":0.8939999938011169},{"id":"https://openalex.org/keywords/full-adder","display_name":"full adder","score":0.7509999871253967},{"id":"https://openalex.org/keywords/pipelining","display_name":"pipelining","score":0.9110000133514404},{"id":"https://openalex.org/keywords/image-compression","display_name":"image compression","score":0.6019999980926514},{"id":"https://openalex.org/keywords/video-compression","display_name":"video compression","score":0.8119999766349792},{"id":"https://openalex.org/keywords/fixed-point-arithmetic","display_name":"fixed-point arithmetic","score":0.5590000152587891}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.732699990272522},{"id":"https://openalex.org/C2221639","wikidata":"https://www.wikidata.org/wiki/Q2877","display_name":"Discrete cosine transform","level":3,"score":0.6126000285148621},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5388000011444092},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.4894999861717224},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.36309999227523804},{"id":"https://openalex.org/C13481523","wikidata":"https://www.wikidata.org/wiki/Q412438","display_name":"Image compression","level":4,"score":0.3612000048160553},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.3555999994277954},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3458999991416931},{"id":"https://openalex.org/C2776391166","wikidata":"https://www.wikidata.org/wiki/Q7236873","display_name":"Power\u2013delay product","level":4,"score":0.3231000006198883},{"id":"https://openalex.org/C113174947","wikidata":"https://www.wikidata.org/wiki/Q2859736","display_name":"Tree (set theory)","level":2,"score":0.32260000705718994},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.3203999996185303},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.31220000982284546},{"id":"https://openalex.org/C78548338","wikidata":"https://www.wikidata.org/wiki/Q2493","display_name":"Data compression","level":2,"score":0.2937000095844269},{"id":"https://openalex.org/C207467116","wikidata":"https://www.wikidata.org/wiki/Q4385666","display_name":"Inverse","level":2,"score":0.28049999475479126},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.2784000039100647},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2754000127315521},{"id":"https://openalex.org/C25797200","wikidata":"https://www.wikidata.org/wiki/Q828137","display_name":"Compression ratio","level":3,"score":0.272599995136261},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.2676999866962433},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.25859999656677246},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.25429999828338623},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.2517000138759613},{"id":"https://openalex.org/C169805256","wikidata":"https://www.wikidata.org/wiki/Q1361381","display_name":"Transform coding","level":4,"score":0.2513999938964844},{"id":"https://openalex.org/C163797641","wikidata":"https://www.wikidata.org/wiki/Q2067937","display_name":"Tree structure","level":3,"score":0.25040000677108765}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.11591/eei.v15i5.13505","doi":"https://doi.org/10.11591/eei.v15i5.13505","is_oa":true,"landing_page_url":"https://doi.org/10.11591/eei.v15i5.13505","pdf_url":"https://beei.org/index.php/EEI/article/download/13505/5051","source":{"id":"https://openalex.org/S2765016208","display_name":"Bulletin of Electrical Engineering and Informatics","issn_l":"2089-3191","issn":["2089-3191","2302-9285"],"is_oa":true,"is_in_doaj":false,"is_core":false,"listed_in":["jufo-1","poland-20","russia-white-list-2"],"host_organization":"https://openalex.org/P4310315009","host_organization_name":"Institute of Advanced Engineering and Science (IAES)","host_organization_lineage":["https://openalex.org/P4310315009"],"host_organization_lineage_names":["Institute of Advanced Engineering and Science (IAES)"],"type":"journal"},"license":"cc-by-sa","license_id":"https://openalex.org/licenses/cc-by-sa","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Bulletin of Electrical Engineering and Informatics","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.11591/eei.v15i5.13505","doi":"https://doi.org/10.11591/eei.v15i5.13505","is_oa":true,"landing_page_url":"https://doi.org/10.11591/eei.v15i5.13505","pdf_url":"https://beei.org/index.php/EEI/article/download/13505/5051","source":{"id":"https://openalex.org/S2765016208","display_name":"Bulletin of Electrical Engineering and Informatics","issn_l":"2089-3191","issn":["2089-3191","2302-9285"],"is_oa":true,"is_in_doaj":false,"is_core":false,"listed_in":["jufo-1","poland-20","russia-white-list-2"],"host_organization":"https://openalex.org/P4310315009","host_organization_name":"Institute of Advanced Engineering and Science (IAES)","host_organization_lineage":["https://openalex.org/P4310315009"],"host_organization_lineage_names":["Institute of Advanced Engineering and Science (IAES)"],"type":"journal"},"license":"cc-by-sa","license_id":"https://openalex.org/licenses/cc-by-sa","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Bulletin of Electrical Engineering and Informatics","raw_type":"journal-article"},"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.5378999710083008,"id":"https://metadata.un.org/sdg/9"}],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W7214948419.pdf","grobid_xml":"https://content.openalex.org/works/W7214948419.grobid-xml"},"referenced_works_count":26,"referenced_works":["https://openalex.org/W1976613639","https://openalex.org/W2014984949","https://openalex.org/W2039134505","https://openalex.org/W2099501024","https://openalex.org/W2140196014","https://openalex.org/W2158557408","https://openalex.org/W2167919138","https://openalex.org/W2536582620","https://openalex.org/W2539735304","https://openalex.org/W2586279097","https://openalex.org/W2803057706","https://openalex.org/W2803808538","https://openalex.org/W2889877687","https://openalex.org/W2948850835","https://openalex.org/W2954530605","https://openalex.org/W2997751106","https://openalex.org/W3011091503","https://openalex.org/W3094624852","https://openalex.org/W3113022334","https://openalex.org/W3170570005","https://openalex.org/W4224046531","https://openalex.org/W4383503034","https://openalex.org/W4385697700","https://openalex.org/W4389941658","https://openalex.org/W4391698342","https://openalex.org/W7133300519"],"related_works":["https://openalex.org/W7133300519","https://openalex.org/W7155389651","https://openalex.org/W4414816701","https://openalex.org/W2958922654","https://openalex.org/W2546605842","https://openalex.org/W1972499061","https://openalex.org/W2079970127","https://openalex.org/W2250936245","https://openalex.org/W2055090944","https://openalex.org/W7143428799"],"abstract_inverted_index":{"The":[0,63,76,95],"discrete":[1,7],"cosine":[2,8],"transform":[3,9],"(DCT)":[4],"and":[5,16,27,31,52,70,82,89,92,104,106,119,146,166],"inverse":[6],"(IDCT)":[10],"are":[11],"widely":[12],"used":[13],"in":[14,116,122],"image":[15],"video":[17],"compression,":[18],"but":[19],"their":[20],"hardware":[21,182],"implementation":[22,113],"requires":[23],"substantial":[24],"arithmetic":[25,68],"activity":[26],"can":[28],"increase":[29],"power":[30,69,139,183],"area.":[32],"This":[33],"work":[34],"addresses":[35],"this":[36],"issue":[37],"by":[38],"developing":[39],"an":[40],"ultra-low-power,":[41],"full-precision":[42],"2D":[43],"DCT/IDCT":[44],"architecture":[45,78,175],"that":[46,173],"combines":[47],"hybrid":[48],"gate":[49],"diffusion":[50],"input":[51],"pass":[53],"transistor":[54],"logic":[55],"(GDI-PTL)":[56],"full":[57],"adders":[58],"with":[59],"Wallace":[60],"tree":[61],"multipliers.":[62],"objective":[64],"is":[65,100,114,156],"to":[66],"reduce":[67],"area":[71,134],"while":[72,180],"preserving":[73],"reconstruction":[74,155,178],"fidelity.":[75],"proposed":[77],"uses":[79],"separable":[80],"row-":[81],"column-wise":[83],"processing,":[84],"fixed-point":[85],"coefficient":[86],"representation,":[87],"pipelining,":[88],"fine-grained":[90],"clock":[91],"data":[93],"gating.":[94],"register-transfer":[96],"level":[97],"(RTL)":[98],"design":[99],"verified":[101],"using":[102,158],"Verilog":[103],"MATLAB,":[105],"the":[107,174],"application":[108],"specific":[109],"integrated":[110],"circuit":[111],"(ASIC)":[112],"synthesized":[115],"Cadence":[117,123],"Genus":[118],"physically":[120],"implemented":[121],"Innovus":[124],"Stylus":[125],"at":[126,143],"45":[127],"nm.":[128],"Post-layout":[129],"results":[130],"show":[131],"a":[132,147],"core":[133],"of":[135,140,151],"58,540.8":[136],"\u00b5m\u00b2,":[137],"total":[138],"2.874":[141],"mW":[142],"100":[144],"MHz,":[145],"critical":[148],"data-path":[149],"delay":[150],"0.261":[152],"ns.":[153],"Image":[154],"evaluated":[157],"compression":[159],"ratio":[160,164],"(CR),":[161],"peak":[162],"signal-to-noise":[163],"(PSNR),":[165],"structural":[167],"similarity":[168],"index":[169],"measure":[170],"(SSIM),":[171],"demonstrating":[172],"maintains":[176],"high":[177],"quality":[179],"reducing":[181],"consumption.":[184]},"counts_by_year":[],"updated_date":"2026-11-04T10:54:05.112534","created_date":"2026-10-01T00:00:00"}