{"id":"https://openalex.org/W7214609040","doi":"https://doi.org/10.54254/2755-2721/2026.ch37413","title":"Embedded Microprocessor Technology Based on the RISC-V Instruction Set Architecture","display_name":"Embedded Microprocessor Technology Based on the RISC-V Instruction Set Architecture","publication_year":2026,"publication_date":"2026-09-29","ids":{"openalex":"https://openalex.org/W7214609040","doi":"https://doi.org/10.54254/2755-2721/2026.ch37413"},"language":"en","primary_location":{"id":"doi:10.54254/2755-2721/2026.ch37413","doi":"https://doi.org/10.54254/2755-2721/2026.ch37413","is_oa":true,"landing_page_url":"https://doi.org/10.54254/2755-2721/2026.ch37413","pdf_url":"https://ace.ewapub.com/article/view/37413.pdf","source":{"id":"https://openalex.org/S4387281889","display_name":"Applied and Computational Engineering","issn_l":"2755-2721","issn":["2755-2721","2755-273X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core"],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Applied and Computational Engineering","raw_type":"journal-article"},"volume":null,"type":"article","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://ace.ewapub.com/article/view/37413.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5153196943","display_name":"Jinghui Yi","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Jinghui Yi","raw_affiliation_strings":["Wuhan Britian-China School"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Wuhan Britian-China School","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":["https://openalex.org/A5153196943"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":{"value":0.70782609,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"262","issue":"1","first_page":"154","last_page":"162"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9336000084877014,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9336000084877014,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.047600001096725464,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.004399999976158142,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/risc-v","display_name":"RISC-V","score":0.9729999899864197},{"id":"https://openalex.org/keywords/embedded-processors","display_name":"embedded processors","score":0.9010000228881836},{"id":"https://openalex.org/keywords/open-instruction-set-architecture","display_name":"open instruction set architecture","score":0.8399999737739563},{"id":"https://openalex.org/keywords/processor-core-design","display_name":"processor core design","score":0.949999988079071},{"id":"https://openalex.org/keywords/interrupt-handling","display_name":"interrupt handling","score":0.9380000233650208},{"id":"https://openalex.org/keywords/edge-computing","display_name":"edge computing","score":0.6779999732971191},{"id":"https://openalex.org/keywords/power-efficiency","display_name":"power efficiency","score":0.7350000143051147},{"id":"https://openalex.org/keywords/software-toolchain","display_name":"software toolchain","score":0.7080000042915344},{"id":"https://openalex.org/keywords/pipeline-stalls","display_name":"pipeline stalls","score":0.46799999475479126}],"concepts":[{"id":"https://openalex.org/C41661131","wikidata":"https://www.wikidata.org/wiki/Q220764","display_name":"Interrupt","level":3,"score":0.7659000158309937},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7285000085830688},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6407999992370605},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.6122999787330627},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.583299994468689},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.5220000147819519},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5098000168800354},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.46860000491142273},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.46470001339912415},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4077000021934509},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.39969998598098755},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.398499995470047},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.3619999885559082},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.36169999837875366},{"id":"https://openalex.org/C28533478","wikidata":"https://www.wikidata.org/wiki/Q1541162","display_name":"Interrupt handler","level":4,"score":0.3379000127315521},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.33709999918937683},{"id":"https://openalex.org/C26771161","wikidata":"https://www.wikidata.org/wiki/Q16980","display_name":"ARM architecture","level":2,"score":0.33009999990463257},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.31470000743865967},{"id":"https://openalex.org/C35869016","wikidata":"https://www.wikidata.org/wiki/Q846636","display_name":"Software architecture","level":3,"score":0.2831000089645386},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.2676999866962433},{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.26489999890327454},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.2612999975681305},{"id":"https://openalex.org/C112904061","wikidata":"https://www.wikidata.org/wiki/Q1077480","display_name":"Hypervisor","level":4,"score":0.258899986743927}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.54254/2755-2721/2026.ch37413","doi":"https://doi.org/10.54254/2755-2721/2026.ch37413","is_oa":true,"landing_page_url":"https://doi.org/10.54254/2755-2721/2026.ch37413","pdf_url":"https://ace.ewapub.com/article/view/37413.pdf","source":{"id":"https://openalex.org/S4387281889","display_name":"Applied and Computational Engineering","issn_l":"2755-2721","issn":["2755-2721","2755-273X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core"],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Applied and Computational Engineering","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.54254/2755-2721/2026.ch37413","doi":"https://doi.org/10.54254/2755-2721/2026.ch37413","is_oa":true,"landing_page_url":"https://doi.org/10.54254/2755-2721/2026.ch37413","pdf_url":"https://ace.ewapub.com/article/view/37413.pdf","source":{"id":"https://openalex.org/S4387281889","display_name":"Applied and Computational Engineering","issn_l":"2755-2721","issn":["2755-2721","2755-273X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core"],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Applied and Computational Engineering","raw_type":"journal-article"},"sustainable_development_goals":[{"score":0.7207000255584717,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W7214609040.pdf","grobid_xml":"https://content.openalex.org/works/W7214609040.grobid-xml"},"referenced_works_count":1,"referenced_works":["https://openalex.org/W4393059230"],"related_works":["https://openalex.org/W4281287244","https://openalex.org/W4385080211","https://openalex.org/W7143312817","https://openalex.org/W7219976266","https://openalex.org/W4409307671","https://openalex.org/W4413068361","https://openalex.org/W4415625086","https://openalex.org/W7103651942","https://openalex.org/W4385830356","https://openalex.org/W4415285685"],"abstract_inverted_index":{"In":[0,179],"recent":[1,96],"years,":[2],"edge":[3],"computing":[4,219],"has":[5],"been":[6],"developing":[7],"very":[8],"fast,":[9],"and":[10,20,29,43,80,112,137,167,170,194,201],"it":[11,72,94,202],"is":[12,203],"being":[13],"used":[14],"in":[15,36,99,151],"smart":[16],"homes,":[17],"wearable":[18],"devices,":[19],"self-driving":[21],"cars,":[22],"so":[23],"these":[24,171,206],"applications":[25],"are":[26,60,105,155,159],"putting":[27],"higher":[28,30],"demands":[31],"on":[32,62],"embedded":[33,56,78,218],"microprocessors,":[34],"especially":[35],"terms":[37],"of":[38,55,70,77,86,191,197],"power":[39],"saving,":[40],"quick":[41],"response,":[42],"customizing":[44],"for":[45,216],"specific":[46],"uses.":[47],"This":[48],"paper":[49,183],"mainly":[50],"gives":[51],"a":[52,130,212],"general":[53],"review":[54],"microprocessor":[57],"technologies":[58],"that":[59,121,175,205],"based":[61],"the":[63,74,81,87,139,180,182,189,195],"open":[64],"RISC-V":[65,88,210],"instruction":[66,89],"set":[67,90],"architecture.":[68],"First":[69],"all,":[71],"introduces":[73],"basic":[75],"structure":[76],"microprocessors":[79],"main":[82,118],"modular":[83],"design":[84],"ideas":[85],"architecture":[91],"(ISA);":[92],"then,":[93],"summarizes":[95],"research":[97],"progress":[98],"three":[100],"important":[101,173],"technical":[102],"areas,":[103],"which":[104],"processor":[106],"core":[107],"design,":[108],"interrupt":[109,123],"handling":[110],"methods,":[111],"lightweight":[113],"branch":[114,143],"prediction":[115],"techniques.":[116],"The":[117],"findings":[119],"show":[120],"hardware-optimized":[122],"schemes":[124],"have":[125],"cut":[126],"down":[127],"latency":[128],"to":[129,133],"level":[131],"similar":[132],"proprietary":[134],"ARM":[135],"cores,":[136],"at":[138],"same":[140],"time,":[141],"area-efficient":[142],"predictors":[144],"can":[145],"also":[146],"effectively":[147],"reduce":[148],"pipeline":[149],"stalls":[150],"situations":[152],"where":[153],"resources":[154],"limited.":[156],"However,":[157],"there":[158],"still":[160],"two":[161],"big":[162],"problems,":[163],"namely":[164],"ecosystem":[165],"immaturity":[166],"architectural":[168],"fragmentation,":[169],"remain":[172],"obstacles":[174],"prevent":[176],"wider":[177],"use.":[178],"end,":[181],"talks":[184],"about":[185],"possible":[186],"solutions,":[187],"including":[188],"ratification":[190],"standardized":[192],"extensions":[193],"development":[196],"unified":[198],"software":[199],"toolchains,":[200],"expected":[204],"efforts":[207],"will":[208],"help":[209],"become":[211],"more":[213],"stable":[214],"foundation":[215],"next-generation":[217],"systems.":[220]},"counts_by_year":[],"updated_date":"2026-11-04T10:54:05.112534","created_date":"2026-09-29T00:00:00"}