{"id":"https://openalex.org/W7214246236","doi":null,"title":"AgenticSizing: A Large Language Model-based Multi-Agent Framework for Analog Circuit Sizing","display_name":"AgenticSizing: A Large Language Model-based Multi-Agent Framework for Analog Circuit Sizing","publication_year":2026,"publication_date":"2026-09-22","ids":{"openalex":"https://openalex.org/W7214246236"},"language":"en","primary_location":{"id":"pmh:oai:arXiv.org:2609.25873","doi":null,"is_oa":true,"landing_page_url":"https://arxiv.org/abs/2609.25873","pdf_url":"https://arxiv.org/pdf/2609.25873","source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"},"volume":null,"type":"preprint","is_traditional":true,"indexed_in":["arxiv"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://arxiv.org/pdf/2609.25873","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5026494660","display_name":"Yijia Hao","orcid":"https://orcid.org/0000-0002-0491-8201","observed_orcids":["https://orcid.org/0000-0002-0491-8201"]},"institutions":[{"id":"https://openalex.org/I98677209","display_name":"University of Edinburgh","ror":"https://ror.org/01nrxwf90","country_code":"GB","type":"education","lineage":["https://openalex.org/I98677209"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Hao, Yijia","raw_affiliation_strings":["Centre for Electronics Frontiers , Institute for Integrated Micro and Nano Systems , School of Engineering , The University of Edinburgh , UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Centre for Electronics Frontiers , Institute for Integrated Micro and Nano Systems , School of Engineering , The University of Edinburgh , UK","institution_ids":["https://openalex.org/I98677209"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5123495374","display_name":"Pratibha Verma","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I98677209","display_name":"University of Edinburgh","ror":"https://ror.org/01nrxwf90","country_code":"GB","type":"education","lineage":["https://openalex.org/I98677209"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Verma, Pratibha","raw_affiliation_strings":["Centre for Electronics Frontiers , Institute for Integrated Micro and Nano Systems , School of Engineering , The University of Edinburgh , UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Centre for Electronics Frontiers , Institute for Integrated Micro and Nano Systems , School of Engineering , The University of Edinburgh , UK","institution_ids":["https://openalex.org/I98677209"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001551765","display_name":"Dongxu Guo","orcid":"https://orcid.org/0000-0003-3697-6913","observed_orcids":["https://orcid.org/0000-0003-3697-6913"]},"institutions":[{"id":"https://openalex.org/I98677209","display_name":"University of Edinburgh","ror":"https://ror.org/01nrxwf90","country_code":"GB","type":"education","lineage":["https://openalex.org/I98677209"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Guo, Dongxu","raw_affiliation_strings":["Centre for Electronics Frontiers , Institute for Integrated Micro and Nano Systems , School of Engineering , The University of Edinburgh , UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Centre for Electronics Frontiers , Institute for Integrated Micro and Nano Systems , School of Engineering , The University of Edinburgh , UK","institution_ids":["https://openalex.org/I98677209"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087153969","display_name":"Cristian Sestito","orcid":"https://orcid.org/0000-0002-7731-0002","observed_orcids":["https://orcid.org/0000-0002-7731-0002"]},"institutions":[{"id":"https://openalex.org/I98677209","display_name":"University of Edinburgh","ror":"https://ror.org/01nrxwf90","country_code":"GB","type":"education","lineage":["https://openalex.org/I98677209"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Sestito, Cristian","raw_affiliation_strings":["Centre for Electronics Frontiers , Institute for Integrated Micro and Nano Systems , School of Engineering , The University of Edinburgh , UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Centre for Electronics Frontiers , Institute for Integrated Micro and Nano Systems , School of Engineering , The University of Edinburgh , UK","institution_ids":["https://openalex.org/I98677209"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027001025","display_name":"Michael F. P. O\u2019boyle","orcid":"https://orcid.org/0000-0003-1619-5052","observed_orcids":["https://orcid.org/0000-0003-1619-5052"]},"institutions":[{"id":"https://openalex.org/I98677209","display_name":"University of Edinburgh","ror":"https://ror.org/01nrxwf90","country_code":"GB","type":"education","lineage":["https://openalex.org/I98677209"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"O'Boyle, Michael","raw_affiliation_strings":["Centre for Electronics Frontiers , Institute for Integrated Micro and Nano Systems , School of Engineering , The University of Edinburgh , UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Centre for Electronics Frontiers , Institute for Integrated Micro and Nano Systems , School of Engineering , The University of Edinburgh , UK","institution_ids":["https://openalex.org/I98677209"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041150785","display_name":"Christos-Savvas Bouganis","orcid":"https://orcid.org/0000-0002-4906-4510","observed_orcids":["https://orcid.org/0000-0002-4906-4510"]},"institutions":[{"id":"https://openalex.org/I98677209","display_name":"University of Edinburgh","ror":"https://ror.org/01nrxwf90","country_code":"GB","type":"education","lineage":["https://openalex.org/I98677209"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Bouganis, Christos-Savvas","raw_affiliation_strings":["Centre for Electronics Frontiers , Institute for Integrated Micro and Nano Systems , School of Engineering , The University of Edinburgh , UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Centre for Electronics Frontiers , Institute for Integrated Micro and Nano Systems , School of Engineering , The University of Edinburgh , UK","institution_ids":["https://openalex.org/I98677209"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5088089733","display_name":"Themis Prodromakis","orcid":"https://orcid.org/0000-0002-6267-6909","observed_orcids":["https://orcid.org/0000-0002-6267-6909"]},"institutions":[{"id":"https://openalex.org/I98677209","display_name":"University of Edinburgh","ror":"https://ror.org/01nrxwf90","country_code":"GB","type":"education","lineage":["https://openalex.org/I98677209"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Prodromakis, Themis","raw_affiliation_strings":["Centre for Electronics Frontiers , Institute for Integrated Micro and Nano Systems , School of Engineering , The University of Edinburgh , UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Centre for Electronics Frontiers , Institute for Integrated Micro and Nano Systems , School of Engineering , The University of Edinburgh , UK","institution_ids":["https://openalex.org/I98677209"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I98677209"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.5810999870300293,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.5810999870300293,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.24240000545978546,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.09459999948740005,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/analog-circuit-sizing","display_name":"analog circuit sizing","score":1.0},{"id":"https://openalex.org/keywords/multi-agent-llm-framework","display_name":"multi-agent LLM framework","score":0.7070000171661377},{"id":"https://openalex.org/keywords/large-language-models","display_name":"large language models","score":0.8709999918937683},{"id":"https://openalex.org/keywords/design-knowledge-reuse","display_name":"design knowledge reuse","score":0.7649999856948853},{"id":"https://openalex.org/keywords/agent-specialization","display_name":"agent specialization","score":0.5019999742507935},{"id":"https://openalex.org/keywords/simulation-optimization","display_name":"simulation-based optimization","score":0.8560000061988831},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"design space exploration","score":0.5709999799728394}],"concepts":[{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.7771000266075134},{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.7365999817848206},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6625000238418579},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.48080000281333923},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.4474000036716461},{"id":"https://openalex.org/C177212765","wikidata":"https://www.wikidata.org/wiki/Q627335","display_name":"Workflow","level":2,"score":0.43459999561309814},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.4345000088214874},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.4287000000476837},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4180000126361847},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.40880000591278076},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.39899998903274536},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3732999861240387},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.36399999260902405},{"id":"https://openalex.org/C2780586882","wikidata":"https://www.wikidata.org/wiki/Q7520643","display_name":"Simple (philosophy)","level":2,"score":0.3531000018119812},{"id":"https://openalex.org/C138852830","wikidata":"https://www.wikidata.org/wiki/Q2292993","display_name":"Design methods","level":2,"score":0.3409999907016754},{"id":"https://openalex.org/C189216461","wikidata":"https://www.wikidata.org/wiki/Q2443456","display_name":"Topology optimization","level":3,"score":0.33090001344680786},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.3246999979019165},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.31439998745918274},{"id":"https://openalex.org/C48262172","wikidata":"https://www.wikidata.org/wiki/Q16908765","display_name":"Design process","level":3,"score":0.31209999322891235},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.302700012922287},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.3005000054836273},{"id":"https://openalex.org/C72041958","wikidata":"https://www.wikidata.org/wiki/Q185092","display_name":"Flowchart","level":2,"score":0.2987000048160553},{"id":"https://openalex.org/C43126263","wikidata":"https://www.wikidata.org/wiki/Q128751","display_name":"Source code","level":2,"score":0.2912999987602234},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.27399998903274536},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.2732999920845032},{"id":"https://openalex.org/C198531522","wikidata":"https://www.wikidata.org/wiki/Q485146","display_name":"Sample (material)","level":2,"score":0.2712000012397766},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.2549000084400177},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.2526000142097473},{"id":"https://openalex.org/C2779089604","wikidata":"https://www.wikidata.org/wiki/Q7169333","display_name":"Permission","level":2,"score":0.25029999017715454}],"mesh":[],"locations_count":1,"locations":[{"id":"pmh:oai:arXiv.org:2609.25873","doi":null,"is_oa":true,"landing_page_url":"https://arxiv.org/abs/2609.25873","pdf_url":"https://arxiv.org/pdf/2609.25873","source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"}],"best_oa_location":{"id":"pmh:oai:arXiv.org:2609.25873","doi":null,"is_oa":true,"landing_page_url":"https://arxiv.org/abs/2609.25873","pdf_url":"https://arxiv.org/pdf/2609.25873","source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"},"sustainable_development_goals":[],"study_designs":[],"awards":[{"id":"https://openalex.org/G198304485","display_name":"AI for Productive Research & Innovation in eLectronics (APRIL) Hub","funder_award_id":"EP/Y029763/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"},{"id":"https://openalex.org/G2947732725","display_name":null,"funder_award_id":"CIET 18/19","funder_id":"https://openalex.org/F4320320005","funder_display_name":"Royal Academy of Engineering"},{"id":"https://openalex.org/G4464585897","display_name":null,"funder_award_id":"CiET1819/2/93","funder_id":"https://openalex.org/F4320320005","funder_display_name":"Royal Academy of Engineering"}],"funders":[{"id":"https://openalex.org/F4320320005","display_name":"Royal Academy of Engineering","ror":"https://ror.org/0526snb40"},{"id":"https://openalex.org/F4320334627","display_name":"Engineering and Physical Sciences Research Council","ror":"https://ror.org/0439y7842"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W7214246236.pdf","grobid_xml":"https://content.openalex.org/works/W7214246236.grobid-xml"},"referenced_works_count":3,"referenced_works":["https://openalex.org/W4304195432","https://openalex.org/W4403780292","https://openalex.org/W7133214447"],"related_works":["https://openalex.org/W6929401813","https://openalex.org/W4416429541","https://openalex.org/W7153244837","https://openalex.org/W7203473713","https://openalex.org/W7127622199","https://openalex.org/W4410639019","https://openalex.org/W7168016074","https://openalex.org/W6891948538","https://openalex.org/W4416255785","https://openalex.org/W7141772159"],"abstract_inverted_index":{"Analog":[0],"circuit":[1,20,67,75],"sizing":[2,106,156],"remains":[3],"a":[4,60,101,131,167],"challenging":[5],"and":[6,18,38,47,77,84,99,112,129,134,154,194],"time-consuming":[7],"task":[8],"due":[9],"to":[10,108,151,181,205],"the":[11,74,79,96,120,146,160,163],"large":[12,27],"design":[13,90,110,127,148],"space,":[14],"strong":[15],"performance":[16,115],"trade-offs,":[17],"increasing":[19],"complexity":[21],"in":[22,34],"scaled":[23],"technologies.":[24],"Although":[25],"recent":[26],"language":[28],"model":[29],"(LLM)-based":[30],"methods":[31],"show":[32],"promise":[33],"improving":[35],"sample":[36],"efficiency":[37],"interpretability,":[39],"existing":[40],"approaches":[41],"often":[42],"lack":[43],"explicit":[44],"circuit-topology":[45],"understanding":[46],"are":[48],"mainly":[49],"evaluated":[50],"on":[51,95,142],"relatively":[52],"simple":[53],"analog":[54,66,126],"building":[55],"blocks.":[56],"This":[57,117],"paper":[58],"presents":[59],"multi-agent":[61],"LLM-based":[62],"framework":[63,71,139],"for":[64,92,159],"complex":[65],"sizing.":[68],"The":[69,138,200],"proposed":[70,164],"first":[72],"analyzes":[73],"topology":[76,98,190],"decomposes":[78],"netlist":[80],"into":[81],"functional":[82],"blocks":[83],"substructures.":[85],"It":[86],"also":[87],"extracts":[88],"lightweight":[89],"knowledge":[91],"reuse.":[93],"Based":[94],"extracted":[97],"knowledge,":[100],"planner":[102],"coordinates":[103],"multiple":[104],"role-specialized":[105],"agents":[107],"update":[109],"variables":[111],"achieve":[113],"global":[114],"specifications.":[116],"workflow":[118],"mimics":[119],"collaborative":[121],"process":[122],"of":[123,174],"an":[124,172],"expert":[125],"team":[128],"provides":[130],"structured,":[132],"interpretable,":[133],"simulation-driven":[135],"optimization":[136],"procedure.":[137],"was":[140],"validated":[141],"eight":[143],"circuits,":[144],"with":[145,171],"largest":[147],"containing":[149],"up":[150],"55":[152],"transistors":[153],"60":[155],"variables.":[157],"Notably,":[158],"LDO":[161],"benchmark,":[162],"method":[165],"achieved":[166],"60\\%":[168],"success":[169],"rate":[170],"average":[173],"83":[175],"iterations,":[176],"where":[177],"classical":[178],"optimizers":[179],"failed":[180],"find":[182],"feasible":[183],"solutions.":[184],"Further,":[185],"ablation":[186],"studies":[187],"demonstrate":[188],"that":[189],"understanding,":[191],"design-knowledge":[192],"infusion,":[193],"agent":[195],"specialization":[196],"provide":[197],"complementary":[198],"benefits.":[199],"source":[201],"code":[202],"is":[203],"available":[204],"support":[206],"reproducibility.":[207]},"counts_by_year":[],"updated_date":"2026-11-07T11:25:07.637180","created_date":"2026-09-25T00:00:00"}