{"id":"https://openalex.org/W7213337255","doi":"https://doi.org/10.48550/arxiv.2609.14464","title":"First Demonstration of Flip DRAM from Process, Architecture to System to Push DRAM Scaling beyond 4F2: 2F2 Self-aligned Flip Vertical Channel Transistor (FVCT) DRAM and Flip WL (FWL) 3D-DRAM","display_name":"First Demonstration of Flip DRAM from Process, Architecture to System to Push DRAM Scaling beyond 4F2: 2F2 Self-aligned Flip Vertical Channel Transistor (FVCT) DRAM and Flip WL (FWL) 3D-DRAM","publication_year":2026,"publication_date":"2026-09-13","ids":{"openalex":"https://openalex.org/W7213337255","doi":"https://doi.org/10.48550/arxiv.2609.14464"},"language":"en","primary_location":{"id":"pmh:oai:arXiv.org:2609.14464","doi":null,"is_oa":true,"landing_page_url":"https://arxiv.org/abs/2609.14464","pdf_url":"https://arxiv.org/pdf/2609.14464","source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"},"volume":null,"type":"preprint","is_traditional":true,"indexed_in":["arxiv","datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://arxiv.org/pdf/2609.14464","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5151792652","display_name":"Yu Liu","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Liu, Yu","raw_affiliation_strings":["School of Integrated Circuits , Peking University , Beijing , China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits , Peking University , Beijing , China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5151823675","display_name":"Xinyue He","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"He, Xinyue","raw_affiliation_strings":["School of Integrated Circuits , Peking University , Beijing , China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits , Peking University , Beijing , China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021350254","display_name":"Yanbang Chu","orcid":"https://orcid.org/0000-0001-7359-6974","observed_orcids":["https://orcid.org/0000-0001-7359-6974"]},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chu, Yanbang","raw_affiliation_strings":["School of Integrated Circuits , Peking University , Beijing , China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits , Peking University , Beijing , China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5151715224","display_name":"Siyuan Liu","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Liu, Siyuan","raw_affiliation_strings":["School of Integrated Circuits , Peking University , Beijing , China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits , Peking University , Beijing , China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070709995","display_name":"Jianxiang Jin","orcid":"https://orcid.org/0009-0000-6724-5510","observed_orcids":["https://orcid.org/0009-0000-6724-5510","https://orcid.org/0009-0002-0618-9038","https://orcid.org/0009-0005-6809-0916"]},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jin, Jianxiang","raw_affiliation_strings":["School of Integrated Circuits , Peking University , Beijing , China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits , Peking University , Beijing , China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5147392985","display_name":"Fangcheng Sun","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]},{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Sun, Fangcheng","raw_affiliation_strings":["School of Integrated Circuits , Peking University , Beijing , China","School of Integrated Circuits , SJTU , Shanghai , China;"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits , Peking University , Beijing , China","institution_ids":["https://openalex.org/I20231570"]},{"raw_affiliation_string":"School of Integrated Circuits , SJTU , Shanghai , China;","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5151798257","display_name":"Yuyang Qiao","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Qiao, Yuyang","raw_affiliation_strings":["Peking University Shenzhen Graduate School , Shenzhen , China;"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Peking University Shenzhen Graduate School , Shenzhen , China;","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5133202797","display_name":"Xu Tian","orcid":"https://orcid.org/0009-0003-8909-070X","observed_orcids":["https://orcid.org/0009-0003-8909-070X"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Tian, Xu","raw_affiliation_strings":["Peking University Shenzhen Graduate School , Shenzhen , China;"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Peking University Shenzhen Graduate School , Shenzhen , China;","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5151827024","display_name":"Lan Li","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I66867065","display_name":"East China Normal University","ror":"https://ror.org/02n96ep67","country_code":"CN","type":"education","lineage":["https://openalex.org/I66867065"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Li, Lan","raw_affiliation_strings":["School of Integrated Circuits , ECNU , Shanghai , China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits , ECNU , Shanghai , China","institution_ids":["https://openalex.org/I66867065"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052919417","display_name":"Baokang Peng","orcid":"https://orcid.org/0000-0002-9778-4184","observed_orcids":["https://orcid.org/0000-0002-9778-4184"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Peng, Baokang","raw_affiliation_strings":["Peking University Shenzhen Graduate School , Shenzhen , China;"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Peking University Shenzhen Graduate School , Shenzhen , China;","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100781975","display_name":"Lining Zhang","orcid":"https://orcid.org/0000-0003-1472-7852","observed_orcids":["https://orcid.org/0000-0003-1472-7852"]},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhang, Lining","raw_affiliation_strings":["Peking University Shenzhen Graduate School , Shenzhen , China;","School of Integrated Circuits , Peking University , Beijing , China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Peking University Shenzhen Graduate School , Shenzhen , China;","institution_ids":[]},{"raw_affiliation_string":"School of Integrated Circuits , Peking University , Beijing , China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5144130907","display_name":"Xing Wu","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I66867065","display_name":"East China Normal University","ror":"https://ror.org/02n96ep67","country_code":"CN","type":"education","lineage":["https://openalex.org/I66867065"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wu, Xing","raw_affiliation_strings":["School of Integrated Circuits , ECNU , Shanghai , China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits , ECNU , Shanghai , China","institution_ids":["https://openalex.org/I66867065"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043582183","display_name":"Pengpeng Ren","orcid":"https://orcid.org/0009-0001-2986-9231","observed_orcids":["https://orcid.org/0009-0001-2986-9231"]},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ren, Pengpeng","raw_affiliation_strings":["School of Integrated Circuits , SJTU , Shanghai , China;"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits , SJTU , Shanghai , China;","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5151788735","display_name":"Zhigang Ji","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ji, Zhigang","raw_affiliation_strings":["School of Integrated Circuits , SJTU , Shanghai , China;"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits , SJTU , Shanghai , China;","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5151740257","display_name":"Zongwei Wang","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wang, Zongwei","raw_affiliation_strings":["School of Integrated Circuits , Peking University , Beijing , China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits , Peking University , Beijing , China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5151740128","display_name":"Lijie Zhang","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhang, Lijie","raw_affiliation_strings":["Peking University Shenzhen Graduate School , Shenzhen , China;","School of Integrated Circuits , Peking University , Beijing , China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Peking University Shenzhen Graduate School , Shenzhen , China;","institution_ids":[]},{"raw_affiliation_string":"School of Integrated Circuits , Peking University , Beijing , China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5151742024","display_name":"Xinwei Wan","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Wan, Xinwei","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003590299","display_name":"Weihai Bu","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Bu, Weihai","raw_affiliation_strings":["School of Integrated Circuits , Peking University , Beijing , China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits , Peking University , Beijing , China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5151827891","display_name":"Ming Li","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Li, Ming","raw_affiliation_strings":["School of Integrated Circuits , Peking University , Beijing , China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits , Peking University , Beijing , China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5150899869","display_name":"Runsheng Wang","orcid":"https://orcid.org/0000-0002-7514-0767","observed_orcids":["https://orcid.org/0000-0002-7514-0767"]},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wang, Runsheng","raw_affiliation_strings":["School of Integrated Circuits , Peking University , Beijing , China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits , Peking University , Beijing , China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5151823636","display_name":"Heng Wu","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wu, Heng","raw_affiliation_strings":["School of Integrated Circuits , Peking University , Beijing , China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits , Peking University , Beijing , China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5123323006","display_name":"Ru Huang","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Huang, Ru","raw_affiliation_strings":["School of Integrated Circuits , Peking University , Beijing , China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits , Peking University , Beijing , China","institution_ids":["https://openalex.org/I20231570"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.711899995803833,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.711899995803833,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.11879999935626984,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.11760000139474869,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram-scaling","display_name":"DRAM scaling","score":0.7919999957084656},{"id":"https://openalex.org/keywords/vertical-channel-transistors","display_name":"vertical channel transistors","score":0.7680000066757202},{"id":"https://openalex.org/keywords/3d-dram","display_name":"3D DRAM","score":0.8799999952316284},{"id":"https://openalex.org/keywords/wafer-bonding","display_name":"wafer bonding","score":0.5770000219345093},{"id":"https://openalex.org/keywords/substrate-thinning","display_name":"substrate thinning","score":0.8809999823570251},{"id":"https://openalex.org/keywords/charge-sharing","display_name":"charge sharing","score":0.6209999918937683},{"id":"https://openalex.org/keywords/sense-margin","display_name":"sense margin","score":0.609000027179718},{"id":"https://openalex.org/keywords/parasitic-effects","display_name":"parasitic effects","score":0.6769999861717224}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.9534000158309937},{"id":"https://openalex.org/C79072407","wikidata":"https://www.wikidata.org/wiki/Q432439","display_name":"Flip chip","level":4,"score":0.6758000254631042},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.5364999771118164},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5004000067710876},{"id":"https://openalex.org/C118702147","wikidata":"https://www.wikidata.org/wiki/Q189396","display_name":"Dynamic random-access memory","level":3,"score":0.48750001192092896},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.4830000102519989},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.43880000710487366},{"id":"https://openalex.org/C111106434","wikidata":"https://www.wikidata.org/wiki/Q1072430","display_name":"Die (integrated circuit)","level":2,"score":0.4334999918937683},{"id":"https://openalex.org/C2781007278","wikidata":"https://www.wikidata.org/wiki/Q183406","display_name":"Flip-flop","level":3,"score":0.4138999879360199},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4108000099658966},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.4065000116825104},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.38530001044273376},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.37790000438690186},{"id":"https://openalex.org/C160671074","wikidata":"https://www.wikidata.org/wiki/Q267131","display_name":"Wafer","level":2,"score":0.3743000030517578},{"id":"https://openalex.org/C33347731","wikidata":"https://www.wikidata.org/wiki/Q285210","display_name":"Stacking","level":2,"score":0.3465000092983246},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.32839998602867126},{"id":"https://openalex.org/C2780866740","wikidata":"https://www.wikidata.org/wiki/Q5227345","display_name":"Data retention","level":2,"score":0.29899999499320984},{"id":"https://openalex.org/C2777289219","wikidata":"https://www.wikidata.org/wiki/Q7632154","display_name":"Substrate (aquarium)","level":2,"score":0.29750001430511475},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.29739999771118164},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.29670000076293945},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.2962000072002411},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.288100004196167},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2759000062942505},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.2676999866962433},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.26499998569488525},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.2632000148296356},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.2596000134944916},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2535000145435333}],"mesh":[],"locations_count":2,"locations":[{"id":"pmh:oai:arXiv.org:2609.14464","doi":null,"is_oa":true,"landing_page_url":"https://arxiv.org/abs/2609.14464","pdf_url":"https://arxiv.org/pdf/2609.14464","source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"},{"id":"doi:10.48550/arxiv.2609.14464","doi":"https://doi.org/10.48550/arxiv.2609.14464","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2609.14464","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Preprint"}],"best_oa_location":{"id":"pmh:oai:arXiv.org:2609.14464","doi":null,"is_oa":true,"landing_page_url":"https://arxiv.org/abs/2609.14464","pdf_url":"https://arxiv.org/pdf/2609.14464","source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"},"sustainable_development_goals":[],"study_designs":[],"awards":[{"id":"https://openalex.org/G8000196001","display_name":null,"funder_award_id":"92464206","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W7213337255.pdf","grobid_xml":"https://content.openalex.org/works/W7213337255.grobid-xml"},"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W4401880245","https://openalex.org/W4380302467","https://openalex.org/W4385192512","https://openalex.org/W2028023482","https://openalex.org/W4411799339","https://openalex.org/W7066358459","https://openalex.org/W7214126331","https://openalex.org/W4398775006","https://openalex.org/W7165029046","https://openalex.org/W2109153216"],"abstract_inverted_index":{"For":[0,33,140],"the":[1,83,91,116],"first":[2],"time,":[3,169],"we":[4],"proposed":[5],"a":[6,142],"novel":[7],"stacking":[8],"technology":[9,175],"for":[10],"DRAM":[11,22,97,114],"scaling":[12],"by":[13],"flipping":[14],"and":[15,25,31,48,53,64,69,73,87,107,136,154,165],"backside":[16,24],"processes,":[17],"making":[18],"full":[19,96],"use":[20],"of":[21,173],"wafer's":[23],"investigating":[26],"it":[27],"on":[28,176],"both":[29],"4F2":[30,34,112],"3D-DRAM.":[32],"VCT,":[35],"2F2":[36,120],"Flip":[37,92],"VCT":[38,93,113],"featuring":[39],"self-aligned":[40,59],"back-to-back":[41],"stacked":[42,60],"1T1C":[43],"bitcell,":[44],"with":[45,115,148],"various":[46],"BL":[47,63],"WL":[49,65,145],"configurations,":[50],"were":[51,79],"studied":[52,153],"key":[54],"process":[55],"modules":[56],"such":[57],"as":[58],"vertical":[61],"channel,":[62],"formations,":[66],"wafer":[67],"bonding":[68],"flipping,":[70],"substrate":[71],"thinning":[72],"low-R":[74],"Co":[75],"storage":[76],"node":[77],"(SN)":[78],"successfully":[80],"developed,":[81],"addressing":[82],"potential":[84],"thermal,":[85],"misalign":[86],"parasitic":[88],"concerns":[89],"in":[90],"process.":[94],"A":[95],"DTCO":[98],"framework":[99],"was":[100,152],"also":[101],"established":[102],"from":[103],"device":[104],"to":[105,111,156],"mat":[106,118],"chip":[108],"level.":[109],"Compared":[110],"same":[117],"size,":[119],"FVCT":[121],"delivers":[122],"27.5%":[123],"less":[124,138,167],"parasitics,":[125],"11%":[126],"better":[127],"sense":[128],"margin,":[129],"16.3%":[130],"higher":[131],"charge":[132],"sharing":[133],"(CS)":[134],"speed":[135,164],"50%":[137],"area.":[139],"3D-DRAM,":[141],"brand-new":[143],"flip":[144,174],"staircase":[146],"design":[147],"peripheral":[149],"circuit":[150],"innovations":[151],"proved":[155],"have":[157],"25%":[158],"density":[159],"gain,":[160],"15.1%":[161],"faster":[162],"turn-on":[163],"6.8%":[166],"CS":[168],"proving":[170],"further":[171],"extendibility":[172],"DRAM.":[177]},"counts_by_year":[],"updated_date":"2026-11-05T12:25:35.769452","created_date":"2026-09-16T00:00:00"}