{"id":"https://openalex.org/W7204937926","doi":"https://doi.org/10.48550/arxiv.2608.30954","title":"Clock-Gating Insertion Strategies on an Open-Source MSP430 Core: A Reproducible PPA Study and a Gate-Level Simulation Caveat","display_name":"Clock-Gating Insertion Strategies on an Open-Source MSP430 Core: A Reproducible PPA Study and a Gate-Level Simulation Caveat","publication_year":2026,"publication_date":"2026-08-31","ids":{"openalex":"https://openalex.org/W7204937926","doi":"https://doi.org/10.48550/arxiv.2608.30954"},"language":"en","primary_location":{"id":"pmh:oai:arXiv.org:2608.30954","doi":null,"is_oa":true,"landing_page_url":"https://arxiv.org/abs/2608.30954","pdf_url":"https://arxiv.org/pdf/2608.30954","source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"},"volume":null,"type":"preprint","is_traditional":true,"indexed_in":["arxiv","datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://arxiv.org/pdf/2608.30954","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5148832667","display_name":"Xingran Huang","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I103635307","display_name":"University of California, Riverside","ror":"https://ror.org/03nawhv43","country_code":"US","type":"education","lineage":["https://openalex.org/I103635307"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Huang, Xingran","raw_affiliation_strings":["Dept. of Computer Science and Engineering University of California , Riverside Riverside , CA , USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Computer Science and Engineering University of California , Riverside Riverside , CA , USA","institution_ids":["https://openalex.org/I103635307"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5134510510","display_name":"Qiming Guo","orcid":"https://orcid.org/0009-0006-2754-806X","observed_orcids":["https://orcid.org/0009-0006-2754-806X"]},"institutions":[{"id":"https://openalex.org/I96749437","display_name":"Texas A&M University \u2013 Corpus Christi","ror":"https://ror.org/01mrfdz82","country_code":"US","type":"education","lineage":["https://openalex.org/I96749437"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Guo, Qiming","raw_affiliation_strings":["Dept. of Computing Sciences Texas A&M University-Corpus Christi Corpus Christi , TX , USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Computing Sciences Texas A&M University-Corpus Christi Corpus Christi , TX , USA","institution_ids":["https://openalex.org/I96749437"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055683447","display_name":"Jinwen Tang","orcid":"https://orcid.org/0000-0003-2563-1004","observed_orcids":["https://orcid.org/0000-0003-2563-1004"]},"institutions":[{"id":"https://openalex.org/I76835614","display_name":"University of Missouri","ror":"https://ror.org/02ymw8z06","country_code":"US","type":"education","lineage":["https://openalex.org/I76835614"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tang, Jinwen","raw_affiliation_strings":["EECS Department University of Missouri Columbia , MO , USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"EECS Department University of Missouri Columbia , MO , USA","institution_ids":["https://openalex.org/I76835614"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5159936097","display_name":"Wenqi Jia","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I189196454","display_name":"The University of Texas at Arlington","ror":"https://ror.org/019kgqr73","country_code":"US","type":"education","lineage":["https://openalex.org/I189196454"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jia, Wenqi","raw_affiliation_strings":["Dept. of Computer Science University of Texas at Arlington Arlington , TX , USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Computer Science University of Texas at Arlington Arlington , TX , USA","institution_ids":["https://openalex.org/I189196454"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5148906590","display_name":"Dongzheng Wang","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I111088046","display_name":"Boston University","ror":"https://ror.org/05qwgg493","country_code":"US","type":"education","lineage":["https://openalex.org/I111088046"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wang, Dongzheng","raw_affiliation_strings":["Dept. of Computer Science Boston University Boston , MA , USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Computer Science Boston University Boston , MA , USA","institution_ids":["https://openalex.org/I111088046"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9897000193595886,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9897000193595886,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.007300000172108412,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.0007999999797903001,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-gating","display_name":"clock gating","score":0.9990000128746033},{"id":"https://openalex.org/keywords/dynamic-power-reduction","display_name":"dynamic power reduction","score":0.7419999837875366},{"id":"https://openalex.org/keywords/leakage-power","display_name":"leakage power","score":0.7749999761581421},{"id":"https://openalex.org/keywords/gate-level-simulation","display_name":"gate-level simulation","score":0.5770000219345093},{"id":"https://openalex.org/keywords/process-corner-variation","display_name":"process corner variation","score":0.4880000054836273}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.733299970626831},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.5246999859809875},{"id":"https://openalex.org/C194544171","wikidata":"https://www.wikidata.org/wiki/Q21105679","display_name":"Gating","level":2,"score":0.4916999936103821},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.4602999985218048},{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.45190000534057617},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.44920000433921814},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4307999908924103},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.42590001225471497},{"id":"https://openalex.org/C173018170","wikidata":"https://www.wikidata.org/wiki/Q165678","display_name":"Microcontroller","level":2,"score":0.42590001225471497},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4253000020980835},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.4068000018596649},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.40139999985694885},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.3935999870300293},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.39010000228881836},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.37290000915527344},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.36899998784065247},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.362199991941452},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.34709998965263367},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.3407999873161316},{"id":"https://openalex.org/C78639753","wikidata":"https://www.wikidata.org/wiki/Q3318160","display_name":"Behavioral modeling","level":2,"score":0.3091999888420105},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.3068000078201294},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.30399999022483826},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.2890999913215637},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.288100004196167},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.2856000065803528},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.2847000062465668},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.27619999647140503},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.26829999685287476},{"id":"https://openalex.org/C71743495","wikidata":"https://www.wikidata.org/wiki/Q2845210","display_name":"Power analysis","level":3,"score":0.258899986743927}],"mesh":[],"locations_count":2,"locations":[{"id":"pmh:oai:arXiv.org:2608.30954","doi":null,"is_oa":true,"landing_page_url":"https://arxiv.org/abs/2608.30954","pdf_url":"https://arxiv.org/pdf/2608.30954","source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"},{"id":"doi:10.48550/arxiv.2608.30954","doi":"https://doi.org/10.48550/arxiv.2608.30954","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2608.30954","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Preprint"}],"best_oa_location":{"id":"pmh:oai:arXiv.org:2608.30954","doi":null,"is_oa":true,"landing_page_url":"https://arxiv.org/abs/2608.30954","pdf_url":"https://arxiv.org/pdf/2608.30954","source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.4943999946117401,"display_name":"Industry, innovation and infrastructure"}],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W7204937926.pdf","grobid_xml":"https://content.openalex.org/works/W7204937926.grobid-xml"},"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W4205570926","https://openalex.org/W2096889604","https://openalex.org/W2170666639","https://openalex.org/W2338726928","https://openalex.org/W2995020100","https://openalex.org/W2076911836","https://openalex.org/W7170927609","https://openalex.org/W3166128015","https://openalex.org/W2064408025","https://openalex.org/W7023931151"],"abstract_inverted_index":{"Clock":[0],"gating,":[1],"the":[2,18,32,82,90,111,119,146,164,204,209,221],"standard":[3],"technique":[4],"for":[5,232],"cutting":[6],"dynamic":[7,182,223],"power,":[8,257],"is":[9,70,94,177,238,261],"introduced":[10,117],"either":[11],"as":[12,23,37,263],"hand-written":[13,245],"behavioral":[14,66,155,246],"clock":[15,247],"gates":[16],"at":[17,87,191],"register-transfer":[19],"level":[20],"(RTL)":[21],"or":[22],"integrated":[24],"clock-gating":[25],"(ICG)":[26],"cells":[27,103,243],"inserted":[28],"automatically":[29],"during":[30],"synthesis;":[31],"two":[33],"are":[34,61],"widely":[35],"treated":[36],"interchangeable.":[38],"In":[39],"this":[40,199],"paper":[41],"we":[42],"show,":[43],"on":[44,235],"a":[45,54,114,140],"real":[46],"open-source":[47,236],"16-bit":[48],"microcontroller":[49],"core":[50],"(openMSP430)":[51],"synthesized":[52],"with":[53],"32":[55,201],"nm":[56,202],"standard-cell":[57],"library,":[58],"that":[59,197,212],"they":[60],"not":[62,139,219],"equivalent":[63],"in":[64,73,198],"practice:":[65],"latch-based":[67],"RTL":[68,75,154],"gating":[69,152,213],"functionally":[71],"correct":[72],"ideal":[74],"simulation":[76,106,130],"(10/10":[77],"self-checking":[78,259],"testcases,":[79],"identical":[80],"to":[81,113,217,239],"ungated":[83,165],"baseline)":[84],"yet":[85],"fails":[86],"gate":[88],"level:":[89],"gated":[91,122],"multiplier":[92],"result":[93],"never":[95],"captured":[96],"and":[97,124,160,170,186,258],"reads":[98],"zero,":[99],"while":[100],"tool-inserted":[101,241],"ICG":[102,158,179,242],"pass":[104],"gate-level":[105],"cleanly":[107],"(10/10).":[108],"We":[109,143,194],"root-cause":[110],"failure":[112],"hold":[115],"race":[116],"by":[118,184,189],"late":[120],"latch+AND":[121],"clock,":[123],"show":[125,196],"it":[126],"persists":[127],"across":[128,167],"eight":[129],"configurations":[131],"including":[132],"full":[133,250],"Standard":[134],"Delay":[135],"Format":[136],"(SDF)":[137],"back-annotation,":[138],"simulator-setting":[141],"artifact.":[142,266],"then":[144],"quantify":[145],"power/area/timing":[147],"(PPA)":[148],"impact":[149],"of":[150],"three":[151,171],"strengths:":[153],"(Opt1),":[156],"synthesis":[157],"(Opt2),":[159],"both":[161],"(Opt3),":[162],"against":[163],"baseline,":[166],"four":[168],"workloads":[169],"process":[172],"corners":[173],"(ss/tt/ff).":[174],"The":[175,249],"benefit":[176],"corner-robust:":[178],"(Opt2)":[180],"cuts":[181],"power":[183,188],"74-81%":[185],"total":[187],"25-30%":[190],"every":[192],"corner.":[193],"also":[195],"leakage-dominated":[200],"regime":[203],"total-power":[205],"win":[206],"comes":[207],"from":[208,220],"area/leakage":[210],"reduction":[211],"brings":[214],"(leakage":[215],"-24":[216],"-30%),":[218],"large":[222],"saving,":[224],"which":[225],"instead":[226],"dominates":[227],"active-mode":[228],"energy.":[229],"Our":[230],"recommendation":[231],"low-power":[233],"design":[234],"cores":[237],"prefer":[240],"over":[244],"gates.":[248],"flow":[251],"(Design":[252],"Compiler":[253],"synthesis,":[254],"PrimeTime":[255],"PX":[256],"verification)":[260],"released":[262],"an":[264],"open":[265]},"counts_by_year":[],"updated_date":"2026-11-05T12:25:35.769452","created_date":"2026-09-02T00:00:00"}