{"id":"https://openalex.org/W7204930399","doi":"https://doi.org/10.1016/j.vlsi.2026.102861","title":"A quantum arithmetic logic unit design flow in IBM Qiskit with Clifford+T mapping for emerging VLSI systems","display_name":"A quantum arithmetic logic unit design flow in IBM Qiskit with Clifford+T mapping for emerging VLSI systems","publication_year":2026,"publication_date":"2026-09-01","ids":{"openalex":"https://openalex.org/W7204930399","doi":"https://doi.org/10.1016/j.vlsi.2026.102861"},"language":"en","primary_location":{"id":"doi:10.1016/j.vlsi.2026.102861","doi":"https://doi.org/10.1016/j.vlsi.2026.102861","is_oa":false,"landing_page_url":"https://doi.org/10.1016/j.vlsi.2026.102861","pdf_url":null,"source":{"id":"https://openalex.org/S139392130","display_name":"Integration","issn_l":"0167-9260","issn":["0167-9260","1872-7522"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["ccf-c","cwts-core","dongbi-d","jufo-1","norway-1","poland-70","russia-white-list-2"],"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Integration","raw_type":"journal-article"},"volume":null,"type":"article","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069258322","display_name":"Neeraj Kumar Misra","orcid":"https://orcid.org/0000-0002-7907-0276","observed_orcids":["https://orcid.org/0000-0002-7907-0276"]},"institutions":[{"id":"https://openalex.org/I4401726783","display_name":"VIT-AP University","ror":"https://ror.org/007v4hf75","country_code":"IN","type":"education","lineage":["https://openalex.org/I4401726783"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Neeraj Kumar Misra","raw_affiliation_strings":["School of Electronics Engineering, VIT-AP University, Beside AP Secretariat, Amaravati, 522241, Andhra Pradesh, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electronics Engineering, VIT-AP University, Beside AP Secretariat, Amaravati, 522241, Andhra Pradesh, India","institution_ids":["https://openalex.org/I4401726783"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043231239","display_name":"Nirupma Pathak","orcid":"https://orcid.org/0000-0003-3441-5987","observed_orcids":["https://orcid.org/0000-0003-3441-5987"]},"institutions":[{"id":"https://openalex.org/I875944469","display_name":"Koneru Lakshmaiah Education Foundation","ror":"https://ror.org/02k949197","country_code":"IN","type":"education","lineage":["https://openalex.org/I875944469"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Nirupma Pathak","raw_affiliation_strings":["Department of Computer Science and Engineering, Koneru Lakshmaiah Education Foundation, Green Fields, Guntur District, Vaddeswaram, Andhra Pradesh, 522502, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Koneru Lakshmaiah Education Foundation, Green Fields, Guntur District, Vaddeswaram, Andhra Pradesh, 522502, India","institution_ids":["https://openalex.org/I875944469"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006047448","display_name":"Seyed\u2010Sajad Ahmadpour","orcid":"https://orcid.org/0000-0003-2462-8030","observed_orcids":["https://orcid.org/0000-0003-2462-8030"]},"institutions":[{"id":"https://openalex.org/I4387153143","display_name":"Atlas \u00dcniversitesi","ror":"https://ror.org/02jqzm779","country_code":"TR","type":"education","lineage":["https://openalex.org/I4387153143"]}],"countries":["TR"],"is_corresponding":true,"raw_author_name":"Seyed-Sajad Ahmadpour","raw_affiliation_strings":["Department of Computer Engineering, Faculty of Engineering and Natural Science, Istanbul Atlas University, Istanbul, T\u00fcrkiye"],"raw_orcid":"https://orcid.org/0000-0003-2462-8030","affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Faculty of Engineering and Natural Science, Istanbul Atlas University, Istanbul, T\u00fcrkiye","institution_ids":["https://openalex.org/I4387153143"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5058305469","display_name":"Mojtaba Noorallahzadeh","orcid":"https://orcid.org/0000-0002-0337-6324","observed_orcids":["https://orcid.org/0000-0002-0337-6324"]},"institutions":[{"id":"https://openalex.org/I4210155764","display_name":"Islamic Azad University, Dezful Branch","ror":"https://ror.org/05d1wpf45","country_code":"IR","type":"education","lineage":["https://openalex.org/I110525433","https://openalex.org/I4210155764"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Mojtaba Noorallahzadeh","raw_affiliation_strings":["Department of Computer Engineering, Dez.C., Islamic Azad University, Dezful, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Dez.C., Islamic Azad University, Dezful, Iran","institution_ids":["https://openalex.org/I4210155764"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5006047448"],"corresponding_institution_ids":["https://openalex.org/I4387153143"],"apc_list":{"value":2230,"currency":"USD","value_usd":2230},"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"112","issue":null,"first_page":"102861","last_page":"102861"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10682","display_name":"Quantum Computing Algorithms and Architecture","score":0.9520999789237976,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10682","display_name":"Quantum Computing Algorithms and Architecture","score":0.9520999789237976,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.029899999499320984,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.003599999938160181,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reversible-logic","display_name":"reversible logic","score":0.6740000247955322},{"id":"https://openalex.org/keywords/quantum-cost","display_name":"quantum cost","score":0.4860000014305115},{"id":"https://openalex.org/keywords/garbage-outputs","display_name":"garbage outputs","score":0.49300000071525574},{"id":"https://openalex.org/keywords/modular-arithmetic","display_name":"modular arithmetic","score":0.7149999737739563},{"id":"https://openalex.org/keywords/ibm-qiskit","display_name":"IBM Qiskit","score":0.7889999747276306},{"id":"https://openalex.org/keywords/post-cmos-computing","display_name":"post-CMOS computing","score":0.800000011920929},{"id":"https://openalex.org/keywords/vlsi-design-flow","display_name":"VLSI design flow","score":0.7599999904632568},{"id":"https://openalex.org/keywords/quantum-circuit-synthesis","display_name":"quantum circuit synthesis","score":0.4300000071525574},{"id":"https://openalex.org/keywords/noise-channels","display_name":"noise channels","score":0.30300000309944153}],"concepts":[{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.6039999723434448},{"id":"https://openalex.org/C100276221","wikidata":"https://www.wikidata.org/wiki/Q192903","display_name":"Arithmetic logic unit","level":2,"score":0.5618000030517578},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5300999879837036},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.4731000065803528},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4652999937534332},{"id":"https://openalex.org/C83581934","wikidata":"https://www.wikidata.org/wiki/Q527381","display_name":"Arbitrary-precision arithmetic","level":2,"score":0.4553000032901764},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.444599986076355},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.43230000138282776},{"id":"https://openalex.org/C58053490","wikidata":"https://www.wikidata.org/wiki/Q176555","display_name":"Quantum computer","level":3,"score":0.4311000108718872},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4032999873161316},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.3853999972343445},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.36010000109672546},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.35120001435279846},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.3433000147342682},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.3391999900341034},{"id":"https://openalex.org/C32049820","wikidata":"https://www.wikidata.org/wiki/Q319400","display_name":"Modular arithmetic","level":3,"score":0.3292999863624573},{"id":"https://openalex.org/C10418432","wikidata":"https://www.wikidata.org/wiki/Q560370","display_name":"AND gate","level":3,"score":0.32089999318122864},{"id":"https://openalex.org/C84114770","wikidata":"https://www.wikidata.org/wiki/Q46344","display_name":"Quantum","level":2,"score":0.3050000071525574},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.2980000078678131},{"id":"https://openalex.org/C124148022","wikidata":"https://www.wikidata.org/wiki/Q2122210","display_name":"Quantum circuit","level":5,"score":0.2976999878883362},{"id":"https://openalex.org/C2777892113","wikidata":"https://www.wikidata.org/wiki/Q5527005","display_name":"Gate count","level":2,"score":0.29100000858306885},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.29089999198913574},{"id":"https://openalex.org/C137019171","wikidata":"https://www.wikidata.org/wiki/Q2623817","display_name":"Quantum algorithm","level":3,"score":0.2896000146865845},{"id":"https://openalex.org/C182775192","wikidata":"https://www.wikidata.org/wiki/Q913725","display_name":"Saturation arithmetic","level":3,"score":0.2872999906539917},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.28630000352859497},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.28139999508857727},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.27549999952316284},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.26969999074935913},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2689000070095062},{"id":"https://openalex.org/C58849907","wikidata":"https://www.wikidata.org/wiki/Q2118982","display_name":"Quantum gate","level":4,"score":0.26829999685287476},{"id":"https://openalex.org/C80469333","wikidata":"https://www.wikidata.org/wiki/Q189088","display_name":"Von Neumann architecture","level":2,"score":0.2671000063419342},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.26660001277923584},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.2639000117778778},{"id":"https://openalex.org/C2777027219","wikidata":"https://www.wikidata.org/wiki/Q1284190","display_name":"Constant (computer programming)","level":2,"score":0.25949999690055847},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.2556000053882599}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1016/j.vlsi.2026.102861","doi":"https://doi.org/10.1016/j.vlsi.2026.102861","is_oa":false,"landing_page_url":"https://doi.org/10.1016/j.vlsi.2026.102861","pdf_url":null,"source":{"id":"https://openalex.org/S139392130","display_name":"Integration","issn_l":"0167-9260","issn":["0167-9260","1872-7522"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["ccf-c","cwts-core","dongbi-d","jufo-1","norway-1","poland-70","russia-white-list-2"],"host_organization":"https://openalex.org/P4310320990","host_organization_name":"Elsevier BV","host_organization_lineage":["https://openalex.org/P4310320990"],"host_organization_lineage_names":["Elsevier BV"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Integration","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1989714673","https://openalex.org/W1995550573","https://openalex.org/W2003989103","https://openalex.org/W2010636784","https://openalex.org/W2102008187","https://openalex.org/W2105259569","https://openalex.org/W2460231784","https://openalex.org/W2514719457","https://openalex.org/W2620569181","https://openalex.org/W2755418751","https://openalex.org/W2889884448","https://openalex.org/W2895860665","https://openalex.org/W2929331220","https://openalex.org/W4233798822","https://openalex.org/W4251109627","https://openalex.org/W4313326490","https://openalex.org/W4381891035","https://openalex.org/W4385648975","https://openalex.org/W4386255920","https://openalex.org/W4389564872","https://openalex.org/W4390343724","https://openalex.org/W4395024665","https://openalex.org/W4409352070","https://openalex.org/W4410860756","https://openalex.org/W4414376965","https://openalex.org/W4414446986","https://openalex.org/W7131275624"],"related_works":["https://openalex.org/W2931524400","https://openalex.org/W2618728455","https://openalex.org/W7161785246","https://openalex.org/W1276671512","https://openalex.org/W2605781386","https://openalex.org/W4298030368","https://openalex.org/W2025731756","https://openalex.org/W2079891310","https://openalex.org/W4389564872","https://openalex.org/W7212073157"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-11-10T11:39:43.021295","created_date":"2026-09-02T00:00:00"}