{"id":"https://openalex.org/W7204667717","doi":"https://doi.org/10.55248/gengpi.07.0826.2511","title":"Design of Low Power Advanced Digital Frequency Synthesizer on FPGA","display_name":"Design of Low Power Advanced Digital Frequency Synthesizer on FPGA","publication_year":2026,"publication_date":"2026-08-18","ids":{"openalex":"https://openalex.org/W7204667717","doi":"https://doi.org/10.55248/gengpi.07.0826.2511"},"language":"en","primary_location":{"id":"doi:10.55248/gengpi.07.0826.2511","doi":"https://doi.org/10.55248/gengpi.07.0826.2511","is_oa":true,"landing_page_url":"https://doi.org/10.55248/gengpi.07.0826.2511","pdf_url":"https://doi.org/10.55248/gengpi.07.0826.2511","source":{"id":"https://openalex.org/S4220651630","display_name":"International Journal of Research Publication and Reviews","issn_l":"2582-7421","issn":["2582-7421"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Research Publication and Reviews","raw_type":"journal-article"},"volume":null,"type":"article","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"bronze","oa_url":"https://doi.org/10.55248/gengpi.07.0826.2511","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5148582909","display_name":"Anuradha Choudhary","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4210111553","display_name":"AISECT University","ror":"https://ror.org/020n82m84","country_code":"IN","type":"education","lineage":["https://openalex.org/I4210111553"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Anuradha Choudhary","raw_affiliation_strings":["Department of Electronics and Communication Engineering Rabindranath Tagore University , Bhopal"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering Rabindranath Tagore University , Bhopal","institution_ids":["https://openalex.org/I4210111553"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103979396","display_name":"Laxmi Singh","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4210111553","display_name":"AISECT University","ror":"https://ror.org/020n82m84","country_code":"IN","type":"education","lineage":["https://openalex.org/I4210111553"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Laxmi Singh","raw_affiliation_strings":["Department of Electronics and Communication Engineering Rabindranath Tagore University , Bhopal"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering Rabindranath Tagore University , Bhopal","institution_ids":["https://openalex.org/I4210111553"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I4210111553"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":{"value":0.50608821,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"7","issue":"8","first_page":"2086","last_page":"2090"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.0006000000284984708,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.00019999999494757503,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/digital-frequency-synthesizer","display_name":"digital frequency synthesizer","score":0.996999979019165},{"id":"https://openalex.org/keywords/direct-digital-synthesis","display_name":"direct digital synthesis","score":0.9269999861717224},{"id":"https://openalex.org/keywords/low-power-design","display_name":"low power design","score":0.7149999737739563},{"id":"https://openalex.org/keywords/fpga-implementation","display_name":"FPGA implementation","score":0.7730000019073486},{"id":"https://openalex.org/keywords/numerically-controlled-oscillator","display_name":"numerically controlled oscillator","score":0.9959999918937683},{"id":"https://openalex.org/keywords/phase-accumulator","display_name":"phase accumulator","score":0.9890000224113464},{"id":"https://openalex.org/keywords/dynamic-power-reduction","display_name":"dynamic power reduction","score":0.9860000014305115},{"id":"https://openalex.org/keywords/frequency-resolution","display_name":"frequency resolution","score":0.8970000147819519},{"id":"https://openalex.org/keywords/hardware-utilization","display_name":"hardware resource utilization","score":0.625},{"id":"https://openalex.org/keywords/software-defined-radio","display_name":"software-defined radio","score":0.8080000281333923}],"concepts":[{"id":"https://openalex.org/C166089067","wikidata":"https://www.wikidata.org/wiki/Q1227465","display_name":"Direct digital synthesizer","level":5,"score":0.7688000202178955},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7081000208854675},{"id":"https://openalex.org/C182099602","wikidata":"https://www.wikidata.org/wiki/Q2660678","display_name":"Frequency synthesizer","level":4,"score":0.6621000170707703},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6378999948501587},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.5529999732971191},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.5339000225067139},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.49459999799728394},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.4316999912261963},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.42089998722076416},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.41100001335144043},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4034000039100647},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.3671000003814697},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.3540000021457672},{"id":"https://openalex.org/C65165936","wikidata":"https://www.wikidata.org/wiki/Q575784","display_name":"Baseband","level":3,"score":0.35249999165534973},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.32989999651908875},{"id":"https://openalex.org/C52773712","wikidata":"https://www.wikidata.org/wiki/Q175022","display_name":"Digital signal","level":3,"score":0.32409998774528503},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.3239000141620636},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.3158999979496002},{"id":"https://openalex.org/C99167442","wikidata":"https://www.wikidata.org/wiki/Q559292","display_name":"Digital down converter","level":4,"score":0.30790001153945923},{"id":"https://openalex.org/C168167062","wikidata":"https://www.wikidata.org/wiki/Q1117970","display_name":"Component (thermodynamics)","level":2,"score":0.2842000126838684},{"id":"https://openalex.org/C173018170","wikidata":"https://www.wikidata.org/wiki/Q165678","display_name":"Microcontroller","level":2,"score":0.2800000011920929},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.2728999853134155},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.2581000030040741},{"id":"https://openalex.org/C171115542","wikidata":"https://www.wikidata.org/wiki/Q1331892","display_name":"Software-defined radio","level":2,"score":0.25619998574256897},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2558000087738037},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.2535000145435333}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.55248/gengpi.07.0826.2511","doi":"https://doi.org/10.55248/gengpi.07.0826.2511","is_oa":true,"landing_page_url":"https://doi.org/10.55248/gengpi.07.0826.2511","pdf_url":"https://doi.org/10.55248/gengpi.07.0826.2511","source":{"id":"https://openalex.org/S4220651630","display_name":"International Journal of Research Publication and Reviews","issn_l":"2582-7421","issn":["2582-7421"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Research Publication and Reviews","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.55248/gengpi.07.0826.2511","doi":"https://doi.org/10.55248/gengpi.07.0826.2511","is_oa":true,"landing_page_url":"https://doi.org/10.55248/gengpi.07.0826.2511","pdf_url":"https://doi.org/10.55248/gengpi.07.0826.2511","source":{"id":"https://openalex.org/S4220651630","display_name":"International Journal of Research Publication and Reviews","issn_l":"2582-7421","issn":["2582-7421"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Research Publication and Reviews","raw_type":"journal-article"},"sustainable_development_goals":[{"score":0.5378999710083008,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W7204667717.pdf","grobid_xml":"https://content.openalex.org/works/W7204667717.grobid-xml"},"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2774294837","https://openalex.org/W2052293636","https://openalex.org/W143126415","https://openalex.org/W2540654516","https://openalex.org/W2182402582","https://openalex.org/W2164811272","https://openalex.org/W2034481535","https://openalex.org/W4417169250","https://openalex.org/W2025030912","https://openalex.org/W2342609974"],"abstract_inverted_index":{"Digital":[0,73],"Frequency":[1],"Synthesizers":[2],"(DFSs)":[3],"have":[4],"become":[5],"an":[6,84],"essential":[7],"component":[8],"in":[9,112],"modern":[10],"wireless":[11],"communication,":[12],"radar,":[13],"software-defined":[14],"radio":[15],"(SDR),":[16],"instrumentation,":[17],"and":[18,29,45,95,115,129,140,166],"embedded":[19,167],"systems":[20],"due":[21],"to":[22,100],"their":[23],"capability":[24],"of":[25,62],"generating":[26],"highly":[27],"accurate":[28],"programmable":[30],"frequencies.":[31],"However,":[32],"conventional":[33,146],"synthesizer":[34,68,151],"architectures":[35],"often":[36],"suffer":[37],"from":[38],"increased":[39],"power":[40,97,103,138],"consumption,":[41,139],"limited":[42],"frequency":[43,67,154],"resolution,":[44],"higher":[46],"hardware":[47,158],"complexity":[48],"when":[49],"implemented":[50,77,116],"on":[51,70,78,123],"Field":[52],"Programmable":[53],"Gate":[54],"Arrays":[55],"(FPGAs).":[56],"This":[57],"paper":[58],"presents":[59],"the":[60,71,118,124],"design":[61,109],"a":[63],"low-power":[64,164],"advanced":[65],"digital":[66],"based":[69],"Direct":[72],"Synthesis":[74],"(DDS)":[75],"architecture":[76,82],"FPGA.":[79],"The":[80,108,149],"proposed":[81,150],"employs":[83],"optimized":[85],"Numerically":[86],"Controlled":[87],"Oscillator":[88],"(NCO),":[89],"phase":[90],"accumulator,":[91],"sine":[92],"lookup":[93],"table,":[94],"clock-enable-based":[96],"reduction":[98],"techniques":[99],"minimize":[101],"dynamic":[102,137],"while":[104],"maintaining":[105],"high-frequency":[106],"accuracy.":[107],"is":[110],"described":[111],"Verilog":[113],"HDL":[114],"using":[117],"Xilinx":[119],"Vivado":[120],"Design":[121],"Suite":[122],"Artix-7":[125],"FPGA":[126],"platform.":[127],"Simulation":[128],"synthesis":[130],"results":[131],"demonstrate":[132],"reduced":[133,157],"logic":[134],"utilization,":[135],"lower":[136],"improved":[141],"timing":[142],"performance":[143],"compared":[144],"with":[145,156],"DDS":[147],"architectures.":[148],"achieves":[152],"high":[153],"resolution":[155],"resources,":[159],"making":[160],"it":[161],"suitable":[162],"for":[163],"communication":[165],"signal":[168],"processing":[169],"applications":[170]},"counts_by_year":[],"updated_date":"2026-10-28T10:33:24.094632","created_date":"2026-08-30T00:00:00"}