{"id":"https://openalex.org/W7204253244","doi":"https://doi.org/10.48550/arxiv.2608.24478","title":"NoC-Out: A Formally-verified Network-on-Chip Library for Rule-based Hardware Designs","display_name":"NoC-Out: A Formally-verified Network-on-Chip Library for Rule-based Hardware Designs","publication_year":2026,"publication_date":"2026-08-25","ids":{"openalex":"https://openalex.org/W7204253244","doi":"https://doi.org/10.48550/arxiv.2608.24478"},"language":"en","primary_location":{"id":"pmh:oai:arXiv.org:2608.24478","doi":null,"is_oa":true,"landing_page_url":"https://arxiv.org/abs/2608.24478","pdf_url":"https://arxiv.org/pdf/2608.24478","source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"},"volume":null,"type":"preprint","is_traditional":true,"indexed_in":["arxiv","datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://arxiv.org/pdf/2608.24478","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5114704132","display_name":"Max Kurze","orcid":"https://orcid.org/0009-0006-3404-2569","observed_orcids":["https://orcid.org/0009-0006-3404-2569"]},"institutions":[{"id":"https://openalex.org/I4210113131","display_name":"Barkhausen Institut","ror":"https://ror.org/0260qqv98","country_code":"DE","type":"facility","lineage":["https://openalex.org/I4210113131"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Kurze, Max","raw_affiliation_strings":["Barkhausen Institut , Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Barkhausen Institut , Germany","institution_ids":["https://openalex.org/I4210113131"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075804455","display_name":"Franti\u0161ek Farka","orcid":"https://orcid.org/0000-0001-8177-1322","observed_orcids":["https://orcid.org/0000-0001-8177-1322"]},"institutions":[{"id":"https://openalex.org/I4210113131","display_name":"Barkhausen Institut","ror":"https://ror.org/0260qqv98","country_code":"DE","type":"facility","lineage":["https://openalex.org/I4210113131"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Farka, Franti\u0161ek","raw_affiliation_strings":["Barkhausen Institut , Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Barkhausen Institut , Germany","institution_ids":["https://openalex.org/I4210113131"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5140272101","display_name":"Sebastian Ertel","orcid":"https://orcid.org/0009-0000-3953-9810","observed_orcids":["https://orcid.org/0009-0000-3953-9810"]},"institutions":[{"id":"https://openalex.org/I4210113131","display_name":"Barkhausen Institut","ror":"https://ror.org/0260qqv98","country_code":"DE","type":"facility","lineage":["https://openalex.org/I4210113131"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Ertel, Sebastian","raw_affiliation_strings":["Barkhausen Institut , Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Barkhausen Institut , Germany","institution_ids":["https://openalex.org/I4210113131"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I4210113131"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.5468999743461609,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.5468999743461609,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.19259999692440033,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.1509999930858612,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/network-on-chip","display_name":"network-on-chip","score":0.9760000109672546},{"id":"https://openalex.org/keywords/formal-verification","display_name":"formal verification","score":0.8709999918937683},{"id":"https://openalex.org/keywords/multiprocessor-interconnection-networks","display_name":"multiprocessor interconnection networks","score":0.7620000243186951},{"id":"https://openalex.org/keywords/modular-reasoning","display_name":"modular reasoning","score":0.43799999356269836},{"id":"https://openalex.org/keywords/verilog-synthesis","display_name":"Verilog synthesis","score":0.6320000290870667}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7671999931335449},{"id":"https://openalex.org/C15569618","wikidata":"https://www.wikidata.org/wiki/Q3561421","display_name":"Liveness","level":2,"score":0.6744999885559082},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.49309998750686646},{"id":"https://openalex.org/C117251300","wikidata":"https://www.wikidata.org/wiki/Q1849855","display_name":"Parametric statistics","level":2,"score":0.4325999915599823},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.41350001096725464},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38659998774528503},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.37770000100135803},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.375900000333786},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.3447999954223633},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.34150001406669617},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.33230000734329224},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.30630001425743103},{"id":"https://openalex.org/C88482812","wikidata":"https://www.wikidata.org/wiki/Q6453666","display_name":"Modular programming","level":2,"score":0.3019999861717224},{"id":"https://openalex.org/C187250869","wikidata":"https://www.wikidata.org/wiki/Q5754573","display_name":"High-level verification","level":5,"score":0.29429998993873596},{"id":"https://openalex.org/C116253237","wikidata":"https://www.wikidata.org/wiki/Q1437424","display_name":"Formal specification","level":2,"score":0.2770000100135803},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.2687999904155731},{"id":"https://openalex.org/C75606506","wikidata":"https://www.wikidata.org/wiki/Q1049183","display_name":"Formal methods","level":2,"score":0.2671000063419342},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2630000114440918}],"mesh":[],"locations_count":2,"locations":[{"id":"pmh:oai:arXiv.org:2608.24478","doi":null,"is_oa":true,"landing_page_url":"https://arxiv.org/abs/2608.24478","pdf_url":"https://arxiv.org/pdf/2608.24478","source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"},{"id":"doi:10.48550/arxiv.2608.24478","doi":"https://doi.org/10.48550/arxiv.2608.24478","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2608.24478","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Preprint"}],"best_oa_location":{"id":"pmh:oai:arXiv.org:2608.24478","doi":null,"is_oa":true,"landing_page_url":"https://arxiv.org/abs/2608.24478","pdf_url":"https://arxiv.org/pdf/2608.24478","source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"},"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W7204253244.pdf","grobid_xml":"https://content.openalex.org/works/W7204253244.grobid-xml"},"referenced_works_count":11,"referenced_works":["https://openalex.org/W1559078469","https://openalex.org/W2089155985","https://openalex.org/W2096455207","https://openalex.org/W2154323564","https://openalex.org/W2168113051","https://openalex.org/W2753285289","https://openalex.org/W3033189783","https://openalex.org/W3165701163","https://openalex.org/W3206261744","https://openalex.org/W6929904570","https://openalex.org/W7077078226"],"related_works":["https://openalex.org/W6968469769","https://openalex.org/W2132405775","https://openalex.org/W1982246372","https://openalex.org/W4206871824","https://openalex.org/W2067885187","https://openalex.org/W7095467476","https://openalex.org/W2128939182","https://openalex.org/W1968823755","https://openalex.org/W2143501426","https://openalex.org/W2092503884"],"abstract_inverted_index":{"The":[0],"Network-on-Chip":[1],"(NoC)":[2],"is":[3,162,178,203],"the":[4,14,20,50,53,75,101,121],"communication":[5],"backbone":[6],"of":[7,13,52],"any":[8],"multiprocessor":[9],"chip.":[10],"A":[11],"failure":[12],"NoC":[15,107,131,149,161,172],"has":[16],"severe":[17],"consequences":[18],"for":[19,64,104,127,137],"whole":[21],"system.":[22],"Yet,":[23],"no":[24,174],"approach":[25,202],"exists":[26],"that":[27,41,62,167,199],"provides":[28],"formally-verified":[29,43,105],"NoCs":[30,44,209],"with":[31,125,164],"strong":[32,184],"guarantees":[33],"but":[34],"without":[35],"tedious":[36],"verification":[37,176,201],"effort.":[38],"Any":[39],"library":[40],"generates":[42],"needs":[45],"to":[46,79,111,157,190,206],"be":[47,155],"parametric":[48,65],"in":[49,83,92,120,150,210],"structure":[51],"NoC.":[54],"This":[55],"requires":[56],"a":[57,84,117,134,142,146,165,183],"hardware":[58,70],"description":[59],"language":[60],"(HDL)":[61],"allows":[63],"and":[66,133],"concurrent":[67,128],"yet":[68,129],"efficient":[69,130,208],"designs":[71,132],"as":[72,74],"well":[73],"necessary":[76],"program":[77,135],"logic":[78,136],"reason":[80],"about":[81],"them":[82],"modular":[85],"fashion.":[86],"So":[87],"far,":[88],"HDLs":[89],"fall":[90],"short":[91],"both":[93],"aspects.":[94],"In":[95,109,194],"this":[96],"paper,":[97],"we":[98,114,197],"implement":[99],"NoC-Out,":[100,113],"first":[102],"library/generator":[103],"k-dimensional":[106,147],"designs.":[108],"order":[110],"build":[112],"extended":[115],"K\u00f4ika,":[116,151],"rule-based":[118,211],"HDL":[119],"Rocq":[122],"theorem":[123],"prover,":[124],"support":[126],"modular,":[138],"automated":[139],"reasoning.":[140],"Given":[141],"configuration,":[143],"NoC-Out":[144],"produces":[145],"torus":[148],"which":[152,187],"can":[153],"then":[154],"compiled":[156],"Verilog.":[158],"Each":[159],"produced":[160],"equipped":[163],"proof":[166],"it":[168],"refines":[169],"our":[170,195,200],"formal":[171],"specification;":[173],"additional":[175],"effort":[177],"required.":[179],"Our":[180],"specification":[181],"proves":[182],"liveness":[185],"guarantee,":[186],"consequently":[188],"applies":[189],"all":[191],"generated":[192],"NoCs.":[193],"evaluation,":[196],"find":[198],"even":[204],"required":[205],"synthesize":[207],"HDLs.":[212]},"counts_by_year":[],"updated_date":"2026-11-07T11:25:07.637180","created_date":"2026-08-27T00:00:00"}