{"id":"https://openalex.org/W7204182793","doi":"https://doi.org/10.70917/ijcisim-2026-4546","title":"Optimized Pipelined RISC-V Processor with Data Hazard Detection for Verification of Ethernet Controller","display_name":"Optimized Pipelined RISC-V Processor with Data Hazard Detection for Verification of Ethernet Controller","publication_year":2026,"publication_date":"2026-08-24","ids":{"openalex":"https://openalex.org/W7204182793","doi":"https://doi.org/10.70917/ijcisim-2026-4546"},"language":"en","primary_location":{"id":"doi:10.70917/ijcisim-2026-4546","doi":"https://doi.org/10.70917/ijcisim-2026-4546","is_oa":true,"landing_page_url":"https://doi.org/10.70917/ijcisim-2026-4546","pdf_url":"https://cspub-ijcisim.org/index.php/ijcisim/article/download/4546/4206","source":{"id":"https://openalex.org/S5406979607","display_name":"International Journal of Computer Information Systems and Industrial Management Applications","issn_l":"2150-7988","issn":["2150-7988"],"is_oa":true,"is_in_doaj":false,"is_core":false,"listed_in":["jufo-1","poland-40","russia-white-list-2"],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Computer Information Systems and Industrial Management Applications","raw_type":"journal-article"},"volume":null,"type":"article","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"diamond","oa_url":"https://cspub-ijcisim.org/index.php/ijcisim/article/download/4546/4206","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5148064310","display_name":"Supreetha Rao","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I65674248","display_name":"Visvesvaraya Technological University","ror":"https://ror.org/00ha14p11","country_code":"IN","type":"education","lineage":["https://openalex.org/I65674248"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Supreetha Rao","raw_affiliation_strings":["Research Scholar,Department of ECE, SDMCET, Dharwad, VTU, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Research Scholar,Department of ECE, SDMCET, Dharwad, VTU, India","institution_ids":["https://openalex.org/I65674248"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5143554337","display_name":"Satish S. Bhairannawar","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Satish Bhairannawar","raw_affiliation_strings":["Professor, Department of ECE, SDMCET, Dharwad, VTU, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Professor, Department of ECE, SDMCET, Dharwad, VTU, India","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"18","issue":"19s","first_page":"1042","last_page":"1052"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.8964999914169312,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.8964999914169312,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.09059999883174896,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12941","display_name":"Embedded Systems and FPGA Design","score":0.008700000122189522,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/risc-v-processor","display_name":"RISC-V processor","score":0.9380000233650208},{"id":"https://openalex.org/keywords/pipelined-processors","display_name":"pipelined processors","score":0.7170000076293945},{"id":"https://openalex.org/keywords/data-forwarding","display_name":"data forwarding","score":0.621999979019165},{"id":"https://openalex.org/keywords/ethernet-controller","display_name":"Ethernet controller","score":0.6930000185966492},{"id":"https://openalex.org/keywords/ethernet-mac","display_name":"Ethernet MAC","score":0.7450000047683716},{"id":"https://openalex.org/keywords/fpga-implementation","display_name":"FPGA implementation","score":0.6660000085830688},{"id":"https://openalex.org/keywords/coverage-driven-verification","display_name":"coverage-driven verification","score":0.8989999890327454},{"id":"https://openalex.org/keywords/dma","display_name":"DMA","score":0.4869999885559082},{"id":"https://openalex.org/keywords/block-ram","display_name":"block RAM","score":0.4519999921321869},{"id":"https://openalex.org/keywords/timing-closure","display_name":"timing closure","score":0.6740000247955322},{"id":"https://openalex.org/keywords/processor-throughput","display_name":"processor throughput","score":0.33500000834465027}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8090999722480774},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.640999972820282},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5932999849319458},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5568000078201294},{"id":"https://openalex.org/C172173386","wikidata":"https://www.wikidata.org/wiki/Q79984","display_name":"Ethernet","level":2,"score":0.5202000141143799},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.4575999975204468},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.44369998574256897},{"id":"https://openalex.org/C74366991","wikidata":"https://www.wikidata.org/wiki/Q2755335","display_name":"Network processor","level":3,"score":0.4221000075340271},{"id":"https://openalex.org/C203479927","wikidata":"https://www.wikidata.org/wiki/Q5165939","display_name":"Controller (irrigation)","level":2,"score":0.4007999897003174},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3880000114440918},{"id":"https://openalex.org/C81988521","wikidata":"https://www.wikidata.org/wiki/Q676838","display_name":"Control unit","level":2,"score":0.3865000009536743},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.3504999876022339},{"id":"https://openalex.org/C37724790","wikidata":"https://www.wikidata.org/wiki/Q210813","display_name":"Direct memory access","level":3,"score":0.34049999713897705},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.33480000495910645},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.3172999918460846},{"id":"https://openalex.org/C26771161","wikidata":"https://www.wikidata.org/wiki/Q16980","display_name":"ARM architecture","level":2,"score":0.301800012588501},{"id":"https://openalex.org/C68178114","wikidata":"https://www.wikidata.org/wiki/Q5403359","display_name":"Ethernet flow control","level":3,"score":0.29910001158714294},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.28760001063346863},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.2827000021934509},{"id":"https://openalex.org/C2779581428","wikidata":"https://www.wikidata.org/wiki/Q7122997","display_name":"Packet processing","level":3,"score":0.2791000008583069},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.2761000096797943},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.2703999876976013},{"id":"https://openalex.org/C47487241","wikidata":"https://www.wikidata.org/wiki/Q5227230","display_name":"Data access","level":2,"score":0.26750001311302185},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.26649999618530273},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.26440000534057617},{"id":"https://openalex.org/C2776350369","wikidata":"https://www.wikidata.org/wiki/Q843479","display_name":"Control logic","level":2,"score":0.2578999996185303}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.70917/ijcisim-2026-4546","doi":"https://doi.org/10.70917/ijcisim-2026-4546","is_oa":true,"landing_page_url":"https://doi.org/10.70917/ijcisim-2026-4546","pdf_url":"https://cspub-ijcisim.org/index.php/ijcisim/article/download/4546/4206","source":{"id":"https://openalex.org/S5406979607","display_name":"International Journal of Computer Information Systems and Industrial Management Applications","issn_l":"2150-7988","issn":["2150-7988"],"is_oa":true,"is_in_doaj":false,"is_core":false,"listed_in":["jufo-1","poland-40","russia-white-list-2"],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Computer Information Systems and Industrial Management Applications","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.70917/ijcisim-2026-4546","doi":"https://doi.org/10.70917/ijcisim-2026-4546","is_oa":true,"landing_page_url":"https://doi.org/10.70917/ijcisim-2026-4546","pdf_url":"https://cspub-ijcisim.org/index.php/ijcisim/article/download/4546/4206","source":{"id":"https://openalex.org/S5406979607","display_name":"International Journal of Computer Information Systems and Industrial Management Applications","issn_l":"2150-7988","issn":["2150-7988"],"is_oa":true,"is_in_doaj":false,"is_core":false,"listed_in":["jufo-1","poland-40","russia-white-list-2"],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Computer Information Systems and Industrial Management Applications","raw_type":"journal-article"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.7207000255584717}],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W7204182793.pdf","grobid_xml":"https://content.openalex.org/works/W7204182793.grobid-xml"},"referenced_works_count":4,"referenced_works":["https://openalex.org/W4392404385","https://openalex.org/W4415199522","https://openalex.org/W4415813791","https://openalex.org/W4416924895"],"related_works":["https://openalex.org/W4412038526","https://openalex.org/W3091858020","https://openalex.org/W4400534186","https://openalex.org/W7150078314","https://openalex.org/W4403277984","https://openalex.org/W4399486336","https://openalex.org/W7222356032","https://openalex.org/W2575072235","https://openalex.org/W7118574550","https://openalex.org/W7162018459"],"abstract_inverted_index":{"High-speed":[0],"networking":[1,68],"systems":[2],"require":[3],"more":[4,6],"and":[5,15,51,93,115,153,164,226,234,258,273,297],"embedded":[7],"SoC":[8],"(System-on-Chip)":[9],"architectures":[10],"for":[11,66,175],"real-time":[12],"packet":[13],"processing":[14],"protocol":[16],"translation.":[17],"However,":[18],"intense":[19],"data":[20,133],"streaming":[21],"often":[22],"causes":[23],"instruction":[24,84,120,139],"pipeline":[25,79],"pauses":[26],"that":[27,196,240],"impose":[28],"tight":[29],"performance":[30,149],"constraints":[31],"when":[32],"integrating":[33],"open-source":[34],"RISC-V":[35,58],"processors":[36],"with":[37,81,246],"media":[38],"access":[39],"control":[40],"(Ethernet":[41],"MAC)":[42],"cores.":[43],"In":[44],"this":[45],"study,":[46],"we":[47],"propose":[48],"the":[49,100,105,127,137,158,184,197,241,277,283,286,292],"design":[50,178,243],"FPGA":[52,229,257,299],"implementation":[53,300],"of":[54,160,183,202,220,231,251,271,285],"an":[55,72,176],"Optimized":[56],"Pipelined":[57],"Processor,":[59],"designed":[60],"as":[61,157],"a":[62,131,169,218,247],"high":[63,109],"throughput":[64,121],"controller":[65],"Ethernet":[67,116],"environment.":[69],"It":[70],"has":[71],"optimized":[73],"32-bit":[74],"five":[75],"stage":[76],"in-order":[77],"execution":[78,101],"core":[80],"RV32I":[82,138],"base":[83],"set":[85],"support.":[86],"The":[87,181,222,265,280],"Dedicated":[88],"Hardware":[89],"Data":[90],"Hazard":[91],"Detection":[92],"Forwarding":[94],"Unit":[95],"is":[96,187],"firmly":[97],"connected":[98],"into":[99],"stages":[102],"to":[103,146,217,276,290],"avoid":[104],"CPU":[106],"bottleneck":[107],"during":[108],"frequency":[110,250,269],"Direct":[111],"Memory":[112],"Access":[113],"(DMA)":[114],"operations.":[117],"To":[118],"improve":[119,147,291],"while":[122,150,205],"preserving":[123],"low":[124],"hardware":[125],"complexity,":[126],"suggested":[128,266],"solution":[129],"uses":[130],"pipelined":[132],"path":[134],"based":[135],"on":[136,228,254,261],"set.":[140],"Additionally,":[141],"FPGA-specific":[142],"optimizations":[143],"are":[144],"used":[145],"timing":[148,295],"lowering":[151],"area":[152],"power":[154],"consumption,":[155],"such":[156],"use":[159],"block":[161],"RAM":[162],"resources":[163],"efficient":[165],"logic":[166],"mapping.":[167],"Further":[168],"robust,":[170],"coverage-driven":[171],"verification":[172],"environment":[173],"developed":[174],"FPGA-based":[177],"using":[179],"SystemVerilog.":[180],"effectiveness":[182],"proposed":[185,198,242,287],"framework":[186],"verified":[188],"against":[189],"recent":[190],"state-of-the-art":[191],"literature.":[192],"Comparative":[193],"analysis":[194],"demonstrates":[195],"work":[199],"achieved":[200],"100%":[201],"functional":[203],"coverage":[204,213],"existing":[206,278],"implementations":[207],"utilizing":[208],"SystemVerilog":[209],"structures":[210],"achieve":[211],"limited":[212],"ranging":[214],"from":[215],"90.12%":[216],"maximum":[219,248],"94.44%.":[221],"processor":[223,267,293],"was":[224],"implemented":[225],"evaluated":[227],"platforms":[230],"Artix-7":[232,255],"XC7A200T":[233,256],"ZYNQ":[235,262],"XC7Z020.":[236],"Experimental":[237],"results":[238,281],"show":[239],"can":[244],"run":[245],"operational":[249],"119.5":[252],"MHz":[253,260],"156.37":[259],"XC7Z020":[263],"FPGA.":[264],"delivers":[268],"gains":[270],"19.5%":[272],"24.1%":[274],"compared":[275],"implementations.":[279],"demonstrate":[282],"usefulness":[284],"architectural":[288],"changes":[289],"throughput,":[294],"closure":[296],"overall":[298],"performance.":[301]},"counts_by_year":[],"updated_date":"2026-11-04T10:54:05.112534","created_date":"2026-08-26T00:00:00"}