{"id":"https://openalex.org/W7204172950","doi":"https://doi.org/10.1109/tetc.2026.3725329","title":"Hardware-Efficient Scalable Probabilistic Circuits Utilizing Cost Functions on FPGA","display_name":"Hardware-Efficient Scalable Probabilistic Circuits Utilizing Cost Functions on FPGA","publication_year":2026,"publication_date":"2026-01-01","ids":{"openalex":"https://openalex.org/W7204172950","doi":"https://doi.org/10.1109/tetc.2026.3725329"},"language":"en","primary_location":{"id":"doi:10.1109/tetc.2026.3725329","doi":"https://doi.org/10.1109/tetc.2026.3725329","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tetc.2026.3725329","pdf_url":null,"source":{"id":"https://openalex.org/S2496326734","display_name":"IEEE Transactions on Emerging Topics in Computing","issn_l":"2168-6750","issn":["2168-6750","2376-4562"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","dongbi-a","jufo-1","norway-1","poland-140","russia-white-list-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Emerging Topics in Computing","raw_type":"journal-article"},"volume":null,"type":"article","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://doi.org/10.1109/tetc.2026.3725329","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5148141718","display_name":"Amit Singh","orcid":"https://orcid.org/0009-0005-4280-1484","observed_orcids":["https://orcid.org/0009-0005-4280-1484"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Amit Singh","raw_affiliation_strings":["Indian Institute of Technology"],"raw_orcid":"https://orcid.org/0009-0005-4280-1484","affiliations":[{"raw_affiliation_string":"Indian Institute of Technology","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071848105","display_name":"Amit Kumar Jangid","orcid":"https://orcid.org/0009-0009-3751-763X","observed_orcids":["https://orcid.org/0009-0009-3751-763X","https://orcid.org/0000-0001-7459-6976"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Amit Kumar Jangid","raw_affiliation_strings":["Indian Institute of Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010439079","display_name":"Srinivasu Bodapati","orcid":"https://orcid.org/0000-0003-0974-8245","observed_orcids":["https://orcid.org/0000-0003-0974-8245"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"B. Srinivasu","raw_affiliation_strings":["Indian Institute of Technology"],"raw_orcid":"https://orcid.org/0000-0003-0974-8245","affiliations":[{"raw_affiliation_string":"Indian Institute of Technology","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":2645,"currency":"USD","value_usd":2645},"apc_paid":{"value":2645,"currency":"USD","value_usd":2645},"fwci":1.3169,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.73676692,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"16"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.7968999743461609,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.7968999743461609,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.04639999940991402,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.04639999940991402,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/probabilistic-circuits","display_name":"probabilistic circuits","score":0.9179999828338623},{"id":"https://openalex.org/keywords/p-bits","display_name":"p-bits","score":0.9620000123977661},{"id":"https://openalex.org/keywords/cost-function","display_name":"cost function","score":0.8650000095367432},{"id":"https://openalex.org/keywords/fpga-implementation","display_name":"FPGA implementation","score":0.8989999890327454},{"id":"https://openalex.org/keywords/relu","display_name":"ReLU","score":0.5839999914169312},{"id":"https://openalex.org/keywords/xor","display_name":"XOR","score":0.531000018119812},{"id":"https://openalex.org/keywords/hardware-utilization","display_name":"hardware resource utilization","score":0.734000027179718}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8495000004768372},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6654999852180481},{"id":"https://openalex.org/C49937458","wikidata":"https://www.wikidata.org/wiki/Q2599292","display_name":"Probabilistic logic","level":2,"score":0.5846999883651733},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5760999917984009},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4675999879837036},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.445499986410141},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3723999857902527},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3517000079154968},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.3440999984741211},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3273000121116638},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.3149999976158142},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.30559998750686646},{"id":"https://openalex.org/C106516650","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm design","level":2,"score":0.2987000048160553},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.29179999232292175},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.2892000079154968},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.289000004529953},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.2827000021934509},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.2799000144004822},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.27959999442100525},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.2768999934196472},{"id":"https://openalex.org/C187455244","wikidata":"https://www.wikidata.org/wiki/Q942353","display_name":"Boolean function","level":2,"score":0.2750999927520752},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.273499995470047},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.2720000147819519},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.27160000801086426},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.26269999146461487},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.25760000944137573},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.2554999887943268}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tetc.2026.3725329","doi":"https://doi.org/10.1109/tetc.2026.3725329","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tetc.2026.3725329","pdf_url":null,"source":{"id":"https://openalex.org/S2496326734","display_name":"IEEE Transactions on Emerging Topics in Computing","issn_l":"2168-6750","issn":["2168-6750","2376-4562"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","dongbi-a","jufo-1","norway-1","poland-140","russia-white-list-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Emerging Topics in Computing","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1109/tetc.2026.3725329","doi":"https://doi.org/10.1109/tetc.2026.3725329","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tetc.2026.3725329","pdf_url":null,"source":{"id":"https://openalex.org/S2496326734","display_name":"IEEE Transactions on Emerging Topics in Computing","issn_l":"2168-6750","issn":["2168-6750","2376-4562"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","dongbi-a","jufo-1","norway-1","poland-140","russia-white-list-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Emerging Topics in Computing","raw_type":"journal-article"},"sustainable_development_goals":[{"score":0.4943999946117401,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2618573859","https://openalex.org/W6980114035","https://openalex.org/W7203655662","https://openalex.org/W170257634","https://openalex.org/W1575833887","https://openalex.org/W7204866690","https://openalex.org/W2539964056","https://openalex.org/W7020583376","https://openalex.org/W17458183","https://openalex.org/W2560594467"],"abstract_inverted_index":{"Probabilistic":[0],"computing":[1],"based":[2],"on":[3,163],"invertible":[4,27,216,249],"logic":[5,28],"leverages":[6],"p-bits":[7],"to":[8,43,55,78,145,207,257,261],"construct":[9],"circuits":[10,29,57,250],"capable":[11],"of":[12,26,65,84,106,149,159,223],"bidirectional":[13],"operation.":[14],"This":[15],"work":[16],"introduces":[17],"a":[18,103,126,134,201,233,240],"novel":[19],"methodology":[20],"for":[21],"generating":[22],"the":[23,62,66,80,85,147,164,172,178,220],"weight":[24,51,141],"matrix":[25,131],"using":[30,58,102,200],"cost":[31,40,247],"functions.":[32],"A":[33],"design":[34],"framework":[35],"is":[36,169,198],"proposed,":[37],"spanning":[38],"from":[39,61],"function":[41],"formulation":[42],"simulation":[44,74],"and":[45,73,82,98,133,161,194,215,228,239,254],"FPGA-based":[46],"hardware":[47],"implementation.":[48],"The":[49,117,140,166,245],"constructed":[50,101],"matrices":[52,142],"are":[53,76,100,143],"scalable":[54],"higher-bit":[56],"algorithms":[59],"derived":[60,63],"constraints":[64],"cost-function-based":[67],"design.":[68],"Hardware":[69],"implementations,":[70],"including":[71],"synthesis":[72],"results":[75],"presented":[77],"validate":[79],"functionality":[81,197],"efficiency":[83],"proposed":[86,118,246],"circuits.":[87],"Key":[88],"functions":[89],"such":[90],"as":[91],"ReLU,":[92],"majority,":[93],"multiplexer,":[94],"decoder,":[95],"averaging":[96],"function,":[97],"bitcount":[99],"minimal":[104],"number":[105,148],"p-bits,":[107,111,124],"with":[108,210],"no":[109],"intermediate":[110],"resulting":[112,152,231],"in":[113,129,137,153,157,232,236,243],"low":[114],"graph":[115,138],"density.":[116,139],"10-bit":[119],"ReLU":[120,224],"implementation":[121,222],"utilizes":[122,225],"twenty":[123],"achieving":[125],"52%":[127],"reduction":[128,235,242],"non-zero":[130,150],"elements":[132],"60%":[135],"decrease":[136],"optimized":[144],"reduce":[146],"elements,":[151],"reduced":[154],"resource":[155],"utilization":[156],"terms":[158],"LUTs":[160,227],"flip-flops":[162],"FPGA.":[165],"system":[167,205],"behavior":[168],"governed":[170],"by":[171],"inverse":[173],"temperature":[174],"parameter$\\beta$,":[175],"which":[176],"controls":[177],"exploration\u2013convergence":[179],"trade-off.":[180],"Intermediate":[181],"values":[182],"($0.3":[183],"\\leq":[184,186],"\\beta":[185],"0.7$)":[187],"achieve":[188],"an":[189],"optimal":[190],"balance":[191],"between":[192],"exploration":[193],"convergence.The":[195],"XOR":[196],"implemented":[199],"neural":[202],"network,":[203],"where":[204],"converges":[206],"correct":[208],"outputs":[209],"high":[211],"accuracy":[212],"across":[213],"forward":[214],"modes.":[217],"In":[218],"particular,":[219],"FPGA":[221],"1,493":[226],"180":[229],"flip-flops,":[230],"35%":[234],"LUT":[237],"usage":[238],"68%":[241],"flip-flops.":[244],"function-based":[248],"consume":[251],"fewer":[252],"resources":[253],"offer":[255],"scalability":[256],"n-bit":[258],"implementations":[259],"compared":[260],"other":[262],"methodologies.":[263]},"counts_by_year":[{"year":2026,"cited_by_count":1}],"updated_date":"2026-11-08T12:12:28.789561","created_date":"2026-08-26T00:00:00"}