{"id":"https://openalex.org/W7204097457","doi":"https://doi.org/10.1109/icssit69151.2026.11656415","title":"UVM based DPLL using System Verilog","display_name":"UVM based DPLL using System Verilog","publication_year":2026,"publication_date":"2026-07-01","ids":{"openalex":"https://openalex.org/W7204097457","doi":"https://doi.org/10.1109/icssit69151.2026.11656415"},"language":"en","primary_location":{"id":"doi:10.1109/icssit69151.2026.11656415","doi":"https://doi.org/10.1109/icssit69151.2026.11656415","is_oa":true,"landing_page_url":"https://doi.org/10.1109/icssit69151.2026.11656415","pdf_url":null,"source":{"id":"https://openalex.org/S4363607830","display_name":"International Conference on Smart Systems and Inventive Technology (ICSSIT)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 7th International Conference on Smart Systems and Inventive Technology (ICSSIT)","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://doi.org/10.1109/icssit69151.2026.11656415","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5068566647","display_name":"P. Anuradha","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I134892692","display_name":"Chaitanya Bharathi Institute of Technology","ror":"https://ror.org/047ymzq84","country_code":"IN","type":"education","lineage":["https://openalex.org/I134892692"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"P Anuradha","raw_affiliation_strings":["Chaitanya Bharathi Institute of Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chaitanya Bharathi Institute of Technology","institution_ids":["https://openalex.org/I134892692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5147959945","display_name":"Nyathikala Harika","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I134892692","display_name":"Chaitanya Bharathi Institute of Technology","ror":"https://ror.org/047ymzq84","country_code":"IN","type":"education","lineage":["https://openalex.org/I134892692"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Nyathikala Harika","raw_affiliation_strings":["Chaitanya Bharathi Institute of Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chaitanya Bharathi Institute of Technology","institution_ids":["https://openalex.org/I134892692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060527332","display_name":"Sai Krishna Kondoju","orcid":"https://orcid.org/0000-0003-2316-8108","observed_orcids":["https://orcid.org/0000-0003-2316-8108"]},"institutions":[{"id":"https://openalex.org/I134892692","display_name":"Chaitanya Bharathi Institute of Technology","ror":"https://ror.org/047ymzq84","country_code":"IN","type":"education","lineage":["https://openalex.org/I134892692"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sai Krishna Kondoju","raw_affiliation_strings":["Chaitanya Bharathi Institute of Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chaitanya Bharathi Institute of Technology","institution_ids":["https://openalex.org/I134892692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081265648","display_name":"B. Khaleelu Rehman","orcid":"https://orcid.org/0000-0002-7007-5679","observed_orcids":["https://orcid.org/0000-0002-7007-5679"]},"institutions":[{"id":"https://openalex.org/I134892692","display_name":"Chaitanya Bharathi Institute of Technology","ror":"https://ror.org/047ymzq84","country_code":"IN","type":"education","lineage":["https://openalex.org/I134892692"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"B. Khaleelu Rehman","raw_affiliation_strings":["Chaitanya Bharathi Institute of Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chaitanya Bharathi Institute of Technology","institution_ids":["https://openalex.org/I134892692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040937883","display_name":"Golla Bala Renuka","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"G Renuka","raw_affiliation_strings":["Anurag University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Anurag University","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5069397937","display_name":"Ravichander Janapati","orcid":"https://orcid.org/0000-0002-7246-3165","observed_orcids":["https://orcid.org/0000-0002-7246-3165"]},"institutions":[{"id":"https://openalex.org/I4405263155","display_name":"SR University","ror":"https://ror.org/039t32v17","country_code":"IN","type":"education","lineage":["https://openalex.org/I4405263155"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Ravichander Janapati","raw_affiliation_strings":["SR University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"SR University","institution_ids":["https://openalex.org/I4405263155"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1554","last_page":"1559"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9945999979972839,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9945999979972839,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.0044999998062849045,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.0005000000237487257,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/digital-phase-locked-loop","display_name":"digital phase-locked loop","score":0.9980000257492065},{"id":"https://openalex.org/keywords/universal-verification-methodology","display_name":"Universal Verification Methodology","score":0.9070000052452087},{"id":"https://openalex.org/keywords/systemverilog","display_name":"SystemVerilog","score":0.953000009059906},{"id":"https://openalex.org/keywords/numerically-controlled-oscillator","display_name":"numerically controlled oscillator","score":0.796999990940094},{"id":"https://openalex.org/keywords/phase-detector","display_name":"phase detector","score":0.9940000176429749},{"id":"https://openalex.org/keywords/loop-filter","display_name":"loop filter","score":0.9890000224113464},{"id":"https://openalex.org/keywords/period-measurement","display_name":"period measurement","score":0.7689999938011169},{"id":"https://openalex.org/keywords/lock-detection","display_name":"lock detection","score":0.9700000286102295},{"id":"https://openalex.org/keywords/fpga-implementation","display_name":"FPGA implementation","score":0.7319999933242798},{"id":"https://openalex.org/keywords/functional-coverage","display_name":"functional coverage","score":0.7179999947547913},{"id":"https://openalex.org/keywords/design-verification","display_name":"design verification","score":0.4790000021457672},{"id":"https://openalex.org/keywords/artix-7","display_name":"Artix-7","score":0.8640000224113464}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8055999875068665},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.7580000162124634},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6757000088691711},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.54339998960495},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5072000026702881},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.48399999737739563},{"id":"https://openalex.org/C143936061","wikidata":"https://www.wikidata.org/wiki/Q2030088","display_name":"DPLL algorithm","level":4,"score":0.44780001044273376},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.43880000710487366},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.4147000014781952},{"id":"https://openalex.org/C174839445","wikidata":"https://www.wikidata.org/wiki/Q1134386","display_name":"Lock (firearm)","level":2,"score":0.4083000123500824},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.37959998846054077},{"id":"https://openalex.org/C187250869","wikidata":"https://www.wikidata.org/wiki/Q5754573","display_name":"High-level verification","level":5,"score":0.3580000102519989},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.3538999855518341},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.3325999975204468},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.3084000051021576},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.30230000615119934},{"id":"https://openalex.org/C202973057","wikidata":"https://www.wikidata.org/wiki/Q7380130","display_name":"Runtime verification","level":3,"score":0.298799991607666},{"id":"https://openalex.org/C3406870","wikidata":"https://www.wikidata.org/wiki/Q6044160","display_name":"Intelligent verification","level":5,"score":0.29170000553131104},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.29170000553131104},{"id":"https://openalex.org/C20574231","wikidata":"https://www.wikidata.org/wiki/Q844605","display_name":"Backward compatibility","level":2,"score":0.2856999933719635},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.2847999930381775},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.2825999855995178},{"id":"https://openalex.org/C167822520","wikidata":"https://www.wikidata.org/wiki/Q176452","display_name":"Finite-state machine","level":2,"score":0.2775999903678894},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.2734000086784363},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.26409998536109924},{"id":"https://openalex.org/C53942775","wikidata":"https://www.wikidata.org/wiki/Q1211721","display_name":"Code coverage","level":3,"score":0.2632000148296356},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.2597000002861023}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icssit69151.2026.11656415","doi":"https://doi.org/10.1109/icssit69151.2026.11656415","is_oa":true,"landing_page_url":"https://doi.org/10.1109/icssit69151.2026.11656415","pdf_url":null,"source":{"id":"https://openalex.org/S4363607830","display_name":"International Conference on Smart Systems and Inventive Technology (ICSSIT)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 7th International Conference on Smart Systems and Inventive Technology (ICSSIT)","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1109/icssit69151.2026.11656415","doi":"https://doi.org/10.1109/icssit69151.2026.11656415","is_oa":true,"landing_page_url":"https://doi.org/10.1109/icssit69151.2026.11656415","pdf_url":null,"source":{"id":"https://openalex.org/S4363607830","display_name":"International Conference on Smart Systems and Inventive Technology (ICSSIT)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 7th International Conference on Smart Systems and Inventive Technology (ICSSIT)","raw_type":"proceedings-article"},"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1494672070","https://openalex.org/W2046122807","https://openalex.org/W2071196688","https://openalex.org/W2097384867","https://openalex.org/W2103897641","https://openalex.org/W2151494083","https://openalex.org/W2180303965","https://openalex.org/W2535974818","https://openalex.org/W2890757532","https://openalex.org/W2979983187","https://openalex.org/W4378806126","https://openalex.org/W4383503264","https://openalex.org/W4388937524","https://openalex.org/W4403724134"],"related_works":["https://openalex.org/W7155554139","https://openalex.org/W2744772823","https://openalex.org/W4225901230","https://openalex.org/W3202711792","https://openalex.org/W2595495418","https://openalex.org/W4255300706","https://openalex.org/W2996602993","https://openalex.org/W7165180222","https://openalex.org/W2514273949","https://openalex.org/W2912998781"],"abstract_inverted_index":{"The":[0,55,91,115,134,146],"Digital":[1],"Phase-Locked":[2,39],"Loop":[3,40],"(DPLL)":[4,41],"finds":[5],"applications":[6],"in":[7,162],"a":[8,36,58,101],"variety":[9],"of":[10,35,79,131,153,159],"digital":[11,38],"system":[12],"implementations":[13],"due":[14],"to":[15,87,110],"its":[16,132,160],"flexibility,":[17],"scalability":[18],"and":[19,32,47,70,83,107,118,139],"compatibility":[20],"with":[21,28],"programmable":[22],"hardware":[23],"components.":[24],"This":[25],"paper":[26],"deals":[27],"the":[29,80,88,112,122,142,154],"design,":[30],"verification":[31,93,130],"FPGA":[33,144],"implementation":[34],"completely":[37],"utilizing":[42],"Verilog":[43],"HDL":[44],"programming":[45],"language":[46],"Universal":[48],"Verification":[49],"Methodology":[50],"(UVM)":[51],"based":[52],"SystemVerilog":[53],"environment.":[54],"architecture":[56],"includes":[57],"Numerically":[59],"Controlled":[60],"Oscillator":[61],"(NCO),":[62],"phase":[63],"detector,":[64],"loop":[65],"filter,":[66],"period":[67],"measurement":[68],"block":[69],"lock":[71,147],"detection":[72],"scheme":[73],"which":[74],"provides":[75],"for":[76,121],"continuous":[77],"adjustment":[78],"output":[81],"frequency":[82],"thus,":[84],"stable":[85],"locking":[86],"reference":[89],"clock.":[90],"UVM":[92],"framework":[94],"is":[95,136,149],"implemented":[96,140],"including":[97],"such":[98],"components":[99],"as":[100],"sequence":[102],"generator,":[103],"driver,":[104],"monitor,":[105],"scoreboard":[106],"functional":[108,116],"coverage":[109,117,120],"verify":[111],"design":[113,123,135],"operation.":[114],"code":[119],"are":[124],"achieved":[125],"at":[126],"100%,":[127],"providing":[128],"complete":[129],"functionality.":[133],"then":[137],"synthesized":[138],"on":[141],"Artix-7":[143],"chip.":[145],"operation":[148,161],"verified":[150],"by":[151],"means":[152],"LED":[155],"indicator,":[156],"proving":[157],"reliability":[158],"real":[163],"time":[164],"mode.":[165]},"counts_by_year":[],"updated_date":"2026-11-08T12:12:28.789561","created_date":"2026-08-25T00:00:00"}