{"id":"https://openalex.org/W7203501608","doi":"https://doi.org/10.1109/icdcece68961.2026.11646056","title":"Design and Implementation of a Low-Power 16-Bit MAC Unit using CEBEC SQRT CSLA","display_name":"Design and Implementation of a Low-Power 16-Bit MAC Unit using CEBEC SQRT CSLA","publication_year":2026,"publication_date":"2026-07-01","ids":{"openalex":"https://openalex.org/W7203501608","doi":"https://doi.org/10.1109/icdcece68961.2026.11646056"},"language":"en","primary_location":{"id":"doi:10.1109/icdcece68961.2026.11646056","doi":"https://doi.org/10.1109/icdcece68961.2026.11646056","is_oa":true,"landing_page_url":"https://doi.org/10.1109/icdcece68961.2026.11646056","pdf_url":null,"source":{"id":"https://openalex.org/S7407088644","display_name":"International Conference on Distributed Computing and Electrical Circuits and Electronics (ICDCECE)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 5th International Conference on Distributed Computing and Electrical Circuits and Electronics (ICDCECE)","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://doi.org/10.1109/icdcece68961.2026.11646056","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5116623008","display_name":"Shriparna Praveenkumar Hegde","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Shriparna Praveenkumar Hegde","raw_affiliation_strings":["B. N. M. Institute of Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"B. N. M. Institute of Technology","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5116600551","display_name":"Vivek Raviraj D.","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Vivek Raviraj. D","raw_affiliation_strings":["B. N. M. Institute of Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"B. N. M. Institute of Technology","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003932787","display_name":"Manjunath G. Asuti","orcid":"https://orcid.org/0000-0001-6577-7396","observed_orcids":["https://orcid.org/0000-0001-6577-7396"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Manjunath G. Asuti","raw_affiliation_strings":["B. N. M. Institute of Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"B. N. M. Institute of Technology","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5121522498","display_name":"Subodh Kumar Panda","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Subodh Kumar Panda","raw_affiliation_strings":["B. N. M. Institute of Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"B. N. M. Institute of Technology","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5126780681","display_name":"Sudarshan","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Sudarshan","raw_affiliation_strings":["B. N. M. Institute of Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"B. N. M. Institute of Technology","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.000699999975040555,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.00039999998989515007,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multiply-accumulate-unit","display_name":"multiply-accumulate unit","score":0.9599999785423279},{"id":"https://openalex.org/keywords/low-power-design","display_name":"low power design","score":0.6930000185966492},{"id":"https://openalex.org/keywords/square-root-carry-select-adder","display_name":"square root carry select adder","score":0.9259999990463257},{"id":"https://openalex.org/keywords/digital-signal-processing-hardware","display_name":"digital signal processing hardware","score":0.6949999928474426}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6158999800682068},{"id":"https://openalex.org/C122637931","wikidata":"https://www.wikidata.org/wiki/Q118084","display_name":"Unit (ring theory)","level":2,"score":0.4941999912261963},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.37790000438690186},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3255999982357025},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.2962000072002411},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2946000099182129},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.29089999198913574},{"id":"https://openalex.org/C81988521","wikidata":"https://www.wikidata.org/wiki/Q676838","display_name":"Control unit","level":2,"score":0.2784999907016754},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.26809999346733093},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.2578999996185303},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.25060001015663147}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icdcece68961.2026.11646056","doi":"https://doi.org/10.1109/icdcece68961.2026.11646056","is_oa":true,"landing_page_url":"https://doi.org/10.1109/icdcece68961.2026.11646056","pdf_url":null,"source":{"id":"https://openalex.org/S7407088644","display_name":"International Conference on Distributed Computing and Electrical Circuits and Electronics (ICDCECE)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 5th International Conference on Distributed Computing and Electrical Circuits and Electronics (ICDCECE)","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1109/icdcece68961.2026.11646056","doi":"https://doi.org/10.1109/icdcece68961.2026.11646056","is_oa":true,"landing_page_url":"https://doi.org/10.1109/icdcece68961.2026.11646056","pdf_url":null,"source":{"id":"https://openalex.org/S7407088644","display_name":"International Conference on Distributed Computing and Electrical Circuits and Electronics (ICDCECE)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 5th International Conference on Distributed Computing and Electrical Circuits and Electronics (ICDCECE)","raw_type":"proceedings-article"},"sustainable_development_goals":[{"score":0.428600013256073,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W3129769467","https://openalex.org/W3174546466","https://openalex.org/W4312355030","https://openalex.org/W4399531385","https://openalex.org/W4408864565"],"related_works":["https://openalex.org/W2268171307","https://openalex.org/W2567968653","https://openalex.org/W1591576175","https://openalex.org/W2271166499","https://openalex.org/W3191163901","https://openalex.org/W2152716797","https://openalex.org/W7203468877","https://openalex.org/W602625376","https://openalex.org/W2360818928","https://openalex.org/W7212236376"],"abstract_inverted_index":{"Multiply-Accumulate":[0],"(MAC)":[1],"units":[2],"are":[3],"fundamental":[4],"hardware":[5,199],"blocks":[6],"in":[7,177,206],"Digital":[8],"Signal":[9],"Processing":[10],"(DSP)":[11],"systems,":[12],"where":[13],"dynamic":[14,66,178],"power":[15,161,180],"efficiency":[16],"is":[17],"a":[18,72,79,106,173,202],"critical":[19],"design":[20,91],"constraint.":[21],"Traditional":[22],"high-speed":[23],"MAC":[24,76,170],"architectures":[25,141],"frequently":[26],"employ":[27],"Square":[28],"Root":[29],"Carry":[30,47,80],"Select":[31],"Adders":[32,48],"(SQRT":[33],"CSLA)":[34],"for":[35,55,119,133,223],"the":[36,94,128,151,155,167,183,211,218],"accumulation":[37],"stage.":[38],"However,":[39],"regular":[40],"SQRT":[41,87],"CSLAs":[42],"rely":[43],"on":[44],"redundant":[45,95],"Ripple":[46],"(RCAs)":[49],"to":[50,64,83,150,182,191],"compute":[51],"parallel":[52],"potential":[53],"sums":[54],"both":[56],"$\\mathbf{C}_{\\mathbf{i":[57,60],"n}}=\\mathbf{0}$":[58],"and":[59,116,139,148,162],"n}}=\\mathbf{1}$":[61],"conditions,":[62],"leading":[63],"excessive":[65],"switching":[67,179,215],"activity.":[68],"This":[69,111],"paper":[70],"proposes":[71],"highly":[73,221],"power-efficient":[74],"16-bit":[75],"architecture":[77,220],"utilizing":[78],"Enable":[81],"Binary":[82],"Excess-1":[84],"Converter":[85],"(CEBEC)":[86],"CSLA.":[88],"The":[89,137],"proposed":[90,140,168,219],"entirely":[92],"eliminates":[93],"$\\mathbf{C}_{\\text":[96],"{in":[97],"}}":[98],"\\boldsymbol{=}":[99],"\\mathbf{1}$":[100],"RCA":[101],"blocks,":[102],"replacing":[103],"them":[104],"with":[105,123],"streamlined":[107],"combinational":[108],"logic":[109,126],"path.":[110],"path":[112],"utilizes":[113],"optimized":[114],"NOT":[115],"XOR":[117],"gates":[118],"lower-order":[120],"bits,":[121],"coupled":[122],"targeted":[124],"OR-gate":[125],"at":[127],"Most":[129],"Significant":[130],"Bit":[131],"(MSB)":[132],"rapid":[134],"carry":[135],"evaluation.":[136],"baseline":[138,184],"were":[142],"functionally":[143],"verified":[144],"via":[145],"Cadence":[146,156],"SimVision":[147],"synthesized":[149],"gate":[152],"level":[153],"using":[154],"Genus":[157],"Synthesis":[158],"Solution.":[159],"Post-synthesis":[160],"area":[163],"analysis":[164],"demonstrates":[165],"that":[166],"CEBEC-based":[169],"unit":[171],"achieves":[172],"significant":[174],"36.7%":[175],"reduction":[176],"compared":[181],"CSLA,":[185],"dropping":[186],"from":[187],"15.22":[188],"$\\boldsymbol{\\mu}":[189],"\\mathbf{W}$":[190],"$\\mathbf{9.":[192],"6":[193],"3}":[194],"\\boldsymbol{\\mu}":[195],"\\mathbf{W}$.":[196],"While":[197],"this":[198],"optimization":[200],"trades":[201],"marginal":[203],"5.3%":[204],"increase":[205],"total":[207],"standard":[208],"cell":[209],"area,":[210],"substantial":[212],"mitigation":[213],"of":[214],"activity":[216],"makes":[217],"viable":[222],"low-power":[224],"DSP":[225],"ASICs.":[226]},"counts_by_year":[],"updated_date":"2026-11-08T12:12:28.789561","created_date":"2026-08-15T00:00:00"}