{"id":"https://openalex.org/W7201860437","doi":"https://doi.org/10.1002/9781394474516","title":"Computer Memories 3","display_name":"Computer Memories 3","publication_year":2026,"publication_date":"2026-08-07","ids":{"openalex":"https://openalex.org/W7201860437","doi":"https://doi.org/10.1002/9781394474516"},"language":"en","primary_location":{"id":"doi:10.1002/9781394474516","doi":"https://doi.org/10.1002/9781394474516","is_oa":false,"landing_page_url":"https://doi.org/10.1002/9781394474516","pdf_url":null,"source":{"id":"https://openalex.org/S4306464293","display_name":"Wiley eBooks","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/P4310320595","host_organization_name":"Wiley","host_organization_lineage":["https://openalex.org/P4310320595"],"host_organization_lineage_names":["Wiley"],"type":"ebook platform"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":null,"raw_type":"monograph"},"volume":null,"type":"book","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5023815497","display_name":"Philippe Darche","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Philippe Darche","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":["https://openalex.org/A5023815497"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.61677632,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.5595999956130981,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.5595999956130981,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.30489999055862427,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.04259999841451645,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dynamic-random-access-memory","display_name":"dynamic random access memory","score":0.8619999885559082},{"id":"https://openalex.org/keywords/dram","display_name":"DRAM","score":0.8949999809265137},{"id":"https://openalex.org/keywords/memory-cells","display_name":"memory cells","score":0.6579999923706055},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"memory architecture","score":0.625},{"id":"https://openalex.org/keywords/embedded-memory","display_name":"embedded memory","score":0.9169999957084656},{"id":"https://openalex.org/keywords/memory-interfacing","display_name":"memory interfacing","score":0.6639999747276306},{"id":"https://openalex.org/keywords/computer-memory","display_name":"computer memory","score":0.5260000228881836}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7544999718666077},{"id":"https://openalex.org/C2776303644","wikidata":"https://www.wikidata.org/wiki/Q1020499","display_name":"Interfacing","level":2,"score":0.6603999733924866},{"id":"https://openalex.org/C168167062","wikidata":"https://www.wikidata.org/wiki/Q1117970","display_name":"Component (thermodynamics)","level":2,"score":0.5947999954223633},{"id":"https://openalex.org/C171675096","wikidata":"https://www.wikidata.org/wiki/Q1143380","display_name":"Extended memory","level":4,"score":0.5764999985694885},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.5748999714851379},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.5347999930381775},{"id":"https://openalex.org/C76399640","wikidata":"https://www.wikidata.org/wiki/Q189401","display_name":"Virtual memory","level":4,"score":0.4124999940395355},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39309999346733093},{"id":"https://openalex.org/C41036726","wikidata":"https://www.wikidata.org/wiki/Q844824","display_name":"Physical address","level":3,"score":0.3903000056743622},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.37720000743865967},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.376800000667572},{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.37229999899864197},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.3702999949455261},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.35530000925064087},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.3540000021457672},{"id":"https://openalex.org/C53838383","wikidata":"https://www.wikidata.org/wiki/Q541148","display_name":"Conventional memory","level":5,"score":0.3504999876022339},{"id":"https://openalex.org/C18131444","wikidata":"https://www.wikidata.org/wiki/Q163585","display_name":"Memory protection","level":5,"score":0.3474999964237213},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33799999952316284},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.31369999051094055},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.3077000081539154},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3073999881744385},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3028999865055084},{"id":"https://openalex.org/C125041420","wikidata":"https://www.wikidata.org/wiki/Q1426186","display_name":"Mass storage","level":2,"score":0.29980000853538513},{"id":"https://openalex.org/C14036430","wikidata":"https://www.wikidata.org/wiki/Q3736076","display_name":"Function (biology)","level":2,"score":0.29919999837875366},{"id":"https://openalex.org/C82687282","wikidata":"https://www.wikidata.org/wiki/Q66221","display_name":"Auxiliary memory","level":2,"score":0.2948000133037567},{"id":"https://openalex.org/C118702147","wikidata":"https://www.wikidata.org/wiki/Q189396","display_name":"Dynamic random-access memory","level":3,"score":0.2630999982357025},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.260699987411499},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.25540000200271606}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1002/9781394474516","doi":"https://doi.org/10.1002/9781394474516","is_oa":false,"landing_page_url":"https://doi.org/10.1002/9781394474516","pdf_url":null,"source":{"id":"https://openalex.org/S4306464293","display_name":"Wiley eBooks","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/P4310320595","host_organization_name":"Wiley","host_organization_lineage":["https://openalex.org/P4310320595"],"host_organization_lineage_names":["Wiley"],"type":"ebook platform"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":null,"raw_type":"monograph"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W7134196227","https://openalex.org/W7134069620","https://openalex.org/W7119484361","https://openalex.org/W4416523186","https://openalex.org/W4414916469","https://openalex.org/W176832019","https://openalex.org/W7213965669","https://openalex.org/W2295267430","https://openalex.org/W3022078750","https://openalex.org/W2193827467"],"abstract_inverted_index":{"Memory,":[0],"the":[1,29,60,63,85,106,110,122,132],"second":[2],"function":[3],"of":[4,20,31,67,87,113],"a":[5,32,38,42,52,72,88,114],"computer,":[6],"has":[7,50],"gradually":[8],"become":[9],"more":[10],"complex":[11],"in":[12,18],"order":[13],"to":[14],"meet":[15],"growing":[16],"needs":[17],"terms":[19],"capacity,":[21],"speed,":[22],"security":[23],"and":[24,79,90,136,145],"energy":[25],"efficiency.":[26],"It":[27,104],"takes":[28],"form":[30],"component":[33,124],"or":[34,41],"system,":[35],"such":[36,139],"as":[37,126,140],"memory":[39,57,70,102,107],"subassembly":[40],"mass":[43],"storage":[44],"device.":[45],"For":[46],"several":[47],"decades,":[48],"there":[49],"been":[51],"strong":[53],"trend":[54],"towards":[55],"integrating":[56],"directly":[58],"into":[59,119],"processor":[61],"under":[62],"term":[64],"embedded":[65,141],"memory,":[66,116,142],"which":[68],"cache":[69],"is":[71,81],"typical":[73],"example.":[74],"Understanding":[75],"its":[76],"internal":[77,111],"mechanisms":[78],"interfacing":[80],"essential":[82],"for":[83],"mastering":[84],"operation":[86],"computer":[89],"programming":[91],"it":[92],"efficiently.":[93],"Computer":[94],"Memories":[95],"3":[96],"focuses":[97],"on":[98],"asynchronous":[99],"dynamic":[100],"random-access":[101],"(DRAM).":[103],"examines":[105],"cell,":[108],"then":[109],"organization":[112],"generic":[115],"before":[117],"delving":[118],"detail":[120],"regarding":[121],"associated":[123],"known":[125],"DRAM.":[127],"This":[128],"book":[129],"also":[130],"presents":[131],"various":[133],"access":[134],"modes":[135],"advanced":[137],"approaches":[138],"3D":[143],"cells":[144],"capacitance-free":[146],"cells.":[147]},"counts_by_year":[],"updated_date":"2026-10-30T12:39:25.321706","created_date":"2026-08-08T00:00:00"}