{"id":"https://openalex.org/W7166301679","doi":"https://doi.org/10.55056/ceur-ws.org/vol-3373/paper45.pdf","title":"High-performance multi-bit adder-accumulators as components of the ALU in supercomputers","display_name":"High-performance multi-bit adder-accumulators as components of the ALU in supercomputers","publication_year":2023,"publication_date":"2023-04-14","ids":{"openalex":"https://openalex.org/W7166301679","doi":"https://doi.org/10.55056/ceur-ws.org/vol-3373/paper45.pdf"},"language":"en","primary_location":{"id":"doi:10.55056/ceur-ws.org/vol-3373/paper45.pdf","doi":"https://doi.org/10.55056/ceur-ws.org/vol-3373/paper45.pdf","is_oa":true,"landing_page_url":"https://doi.org/10.55056/ceur-ws.org/vol-3373/paper45.pdf","pdf_url":"https://doi.org/10.55056/ceur-ws.org/vol-3373/paper45.pdf","source":{"id":"https://openalex.org/S7407088945","display_name":"International Workshop on Intelligent Information Technologies & Systems of Information Security (IntelITSIS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"CEUR Workshop Proceedings, Vol-3373: Proceedings of the 4th International Workshop on Intelligent Information Technologies & Systems of Information Security with CEUR-WS","raw_type":"proceedings-article"},"parent_works":[],"lineage":["https://openalex.org/W7166301679"],"child_works_count":0,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"bronze","oa_url":"https://doi.org/10.55056/ceur-ws.org/vol-3373/paper45.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113787834","display_name":"Yaroslav Nykolaychuk","orcid":"https://orcid.org/0000-0002-6177-913X","observed_orcids":["https://orcid.org/0000-0002-6177-913X","https://orcid.org/0000-0002-2393-2332"]},"institutions":[{"id":"https://openalex.org/I160977438","display_name":"West Ukrainian National University","ror":"https://ror.org/047988g19","country_code":"UA","type":"education","lineage":["https://openalex.org/I160977438"]}],"countries":["UA"],"is_corresponding":false,"raw_author_name":"Yaroslav Nykolaychuk","raw_affiliation_strings":["West Ukrainian National University , 11 Lvivska Str. , Ternopil , 46020 , Ukraine"],"raw_orcid":"https://orcid.org/0000-0002-6177-913X","affiliations":[{"raw_affiliation_string":"West Ukrainian National University , 11 Lvivska Str. , Ternopil , 46020 , Ukraine","institution_ids":["https://openalex.org/I160977438"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028863622","display_name":"Volodymyr Gryga","orcid":"https://orcid.org/0000-0001-5458-525X","observed_orcids":["https://orcid.org/0000-0001-5458-525X"]},"institutions":[{"id":"https://openalex.org/I4210155269","display_name":"Vasyl Stefanyk Carpathian National University","ror":"https://ror.org/0576vga12","country_code":"UA","type":"education","lineage":["https://openalex.org/I4210155269"]}],"countries":["UA"],"is_corresponding":false,"raw_author_name":"Volodymyr Hryha","raw_affiliation_strings":["Vasyl Stefanyk Precarpathian National University , 57 Shevchenko Str. , Ivano-Frankivsk , 76018 , Ukraine"],"raw_orcid":"https://orcid.org/0000-0001-5458-525X","affiliations":[{"raw_affiliation_string":"Vasyl Stefanyk Precarpathian National University , 57 Shevchenko Str. , Ivano-Frankivsk , 76018 , Ukraine","institution_ids":["https://openalex.org/I4210155269"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036315043","display_name":"\u041d\u0430\u0442\u0430\u043b\u0456\u044f \u0412\u043e\u0437\u043d\u0430","orcid":"https://orcid.org/0000-0002-8856-1720","observed_orcids":["https://orcid.org/0000-0002-8856-1720"]},"institutions":[{"id":"https://openalex.org/I160977438","display_name":"West Ukrainian National University","ror":"https://ror.org/047988g19","country_code":"UA","type":"education","lineage":["https://openalex.org/I160977438"]}],"countries":["UA"],"is_corresponding":false,"raw_author_name":"Nataliia Vozna","raw_affiliation_strings":["West Ukrainian National University , 11 Lvivska Str. , Ternopil , 46020 , Ukraine"],"raw_orcid":"https://orcid.org/0000-0002-8856-1720","affiliations":[{"raw_affiliation_string":"West Ukrainian National University , 11 Lvivska Str. , Ternopil , 46020 , Ukraine","institution_ids":["https://openalex.org/I160977438"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053652963","display_name":"Ihor Pitukh","orcid":"https://orcid.org/0000-0002-3329-4901","observed_orcids":["https://orcid.org/0000-0002-3329-4901"]},"institutions":[{"id":"https://openalex.org/I160977438","display_name":"West Ukrainian National University","ror":"https://ror.org/047988g19","country_code":"UA","type":"education","lineage":["https://openalex.org/I160977438"]}],"countries":["UA"],"is_corresponding":false,"raw_author_name":"Ihor Pitukh","raw_affiliation_strings":["West Ukrainian National University , 11 Lvivska Str. , Ternopil , 46020 , Ukraine"],"raw_orcid":"https://orcid.org/0000-0002-3329-4901","affiliations":[{"raw_affiliation_string":"West Ukrainian National University , 11 Lvivska Str. , Ternopil , 46020 , Ukraine","institution_ids":["https://openalex.org/I160977438"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5092852358","display_name":"\u041b\u044e\u0434\u043c\u0438\u043b\u0430 \u0413\u0440\u0438\u0433\u0430","orcid":"https://orcid.org/0000-0002-6260-7559","observed_orcids":["https://orcid.org/0000-0002-6260-7559"]},"institutions":[{"id":"https://openalex.org/I4210103849","display_name":"National Transport University","ror":"https://ror.org/01akgs808","country_code":"UA","type":"education","lineage":["https://openalex.org/I4210103849"]}],"countries":["UA"],"is_corresponding":false,"raw_author_name":"Lyudmila Hryha","raw_affiliation_strings":["Nadvirna Vocational College by National Transport University , 177 Soborna Str. , Nadvirna , 78400 , Ukraine"],"raw_orcid":"https://orcid.org/0000-0002-6260-7559","affiliations":[{"raw_affiliation_string":"Nadvirna Vocational College by National Transport University , 177 Soborna Str. , Nadvirna , 78400 , Ukraine","institution_ids":["https://openalex.org/I4210103849"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"649","last_page":"661"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.5938000082969666,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.5938000082969666,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.1624000072479248,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.06430000066757202,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/arithmetic-logic-unit","display_name":"arithmetic logic unit","score":0.8840000033378601},{"id":"https://openalex.org/keywords/supercomputers","display_name":"supercomputers","score":0.8880000114440918},{"id":"https://openalex.org/keywords/multi-core-processors","display_name":"multi-core processors","score":0.6650000214576721},{"id":"https://openalex.org/keywords/vector-processors","display_name":"vector processors","score":0.8119999766349792},{"id":"https://openalex.org/keywords/hardware-complexity-reduction","display_name":"hardware complexity reduction","score":0.675000011920929},{"id":"https://openalex.org/keywords/processor-speed","display_name":"processor speed","score":0.6700000166893005},{"id":"https://openalex.org/keywords/cyber-physical-systems","display_name":"cyber-physical systems","score":0.8370000123977661},{"id":"https://openalex.org/keywords/binary-number-system","display_name":"binary number system","score":0.7020000219345093}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6938999891281128},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.6110000014305115},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.47690001130104065},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4749999940395355},{"id":"https://openalex.org/C2779190172","wikidata":"https://www.wikidata.org/wiki/Q4913888","display_name":"Binary data","level":3,"score":0.46380001306533813},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.45249998569488525},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.39089998602867126},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.37689998745918274},{"id":"https://openalex.org/C57691317","wikidata":"https://www.wikidata.org/wiki/Q1289248","display_name":"Scalar (mathematics)","level":2,"score":0.34310001134872437},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.3411000072956085},{"id":"https://openalex.org/C106515295","wikidata":"https://www.wikidata.org/wiki/Q26806595","display_name":"Parallel processing","level":2,"score":0.3402999937534332},{"id":"https://openalex.org/C112118009","wikidata":"https://www.wikidata.org/wiki/Q4925872","display_name":"Data processing system","level":2,"score":0.3359000086784363},{"id":"https://openalex.org/C138827492","wikidata":"https://www.wikidata.org/wiki/Q6661985","display_name":"Data processing","level":2,"score":0.3296999931335449},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.3264999985694885},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.2939999997615814},{"id":"https://openalex.org/C9652623","wikidata":"https://www.wikidata.org/wiki/Q190109","display_name":"Field (mathematics)","level":2,"score":0.2937000095844269},{"id":"https://openalex.org/C162319229","wikidata":"https://www.wikidata.org/wiki/Q175263","display_name":"Data structure","level":2,"score":0.28769999742507935},{"id":"https://openalex.org/C161824985","wikidata":"https://www.wikidata.org/wiki/Q919509","display_name":"Vector processor","level":2,"score":0.28450000286102295},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.2799000144004822},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.27250000834465027},{"id":"https://openalex.org/C83581934","wikidata":"https://www.wikidata.org/wiki/Q527381","display_name":"Arbitrary-precision arithmetic","level":2,"score":0.26919999718666077},{"id":"https://openalex.org/C168167062","wikidata":"https://www.wikidata.org/wiki/Q1117970","display_name":"Component (thermodynamics)","level":2,"score":0.2646999955177307},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.26409998536109924}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.55056/ceur-ws.org/vol-3373/paper45.pdf","doi":"https://doi.org/10.55056/ceur-ws.org/vol-3373/paper45.pdf","is_oa":true,"landing_page_url":"https://doi.org/10.55056/ceur-ws.org/vol-3373/paper45.pdf","pdf_url":"https://doi.org/10.55056/ceur-ws.org/vol-3373/paper45.pdf","source":{"id":"https://openalex.org/S7407088945","display_name":"International Workshop on Intelligent Information Technologies & Systems of Information Security (IntelITSIS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"CEUR Workshop Proceedings, Vol-3373: Proceedings of the 4th International Workshop on Intelligent Information Technologies & Systems of Information Security with CEUR-WS","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.55056/ceur-ws.org/vol-3373/paper45.pdf","doi":"https://doi.org/10.55056/ceur-ws.org/vol-3373/paper45.pdf","is_oa":true,"landing_page_url":"https://doi.org/10.55056/ceur-ws.org/vol-3373/paper45.pdf","pdf_url":"https://doi.org/10.55056/ceur-ws.org/vol-3373/paper45.pdf","source":{"id":"https://openalex.org/S7407088945","display_name":"International Workshop on Intelligent Information Technologies & Systems of Information Security (IntelITSIS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"CEUR Workshop Proceedings, Vol-3373: Proceedings of the 4th International Workshop on Intelligent Information Technologies & Systems of Information Security with CEUR-WS","raw_type":"proceedings-article"},"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W7166301679.pdf","grobid_xml":"https://content.openalex.org/works/W7166301679.grobid-xml"},"referenced_works_count":7,"referenced_works":["https://openalex.org/W2803994132","https://openalex.org/W2945982947","https://openalex.org/W2971512416","https://openalex.org/W4206396037","https://openalex.org/W4295970001","https://openalex.org/W4304814282","https://openalex.org/W4321793958"],"related_works":["https://openalex.org/W4304814282","https://openalex.org/W4386636772","https://openalex.org/W3204894719","https://openalex.org/W2013660188","https://openalex.org/W4402318551","https://openalex.org/W3129495986","https://openalex.org/W3088517337","https://openalex.org/W154650865","https://openalex.org/W4405488188","https://openalex.org/W1969573510"],"abstract_inverted_index":{"The":[0,74],"fields":[1],"of":[2,4,18,32,48,67,76,78,87,94],"applications":[3,96],"multi-bit":[5,19],"special-purpose":[6,20],"processors":[7,21],"for":[8],"data":[9,52],"processing":[10],"in":[11,37,54,97],"cyber-physical":[12],"systems":[13,102],"(CPS)":[14],"are":[15,28,43,61,90,103],"analyzed.":[16],"Structures":[17],"(MSP)":[22],"based":[23],"on":[24],"synchronized":[25],"adders,":[26],"which":[27,50],"used":[29],"as":[30],"components":[31],"arithmetic":[33],"logic":[34],"units":[35],"(ALU)":[36],"multi-core":[38],"vector":[39],"and":[40,57,70,81,84,99],"scalar":[41],"supercomputers":[42],"classified.":[44],"New":[45],"efficient":[46],"structures":[47],"MSPs,":[49],"process":[51],"given":[53],"mono":[55],"binary":[56,58],"number":[59],"systems,":[60],"proposed":[62],"according":[63],"to":[64],"the":[65,79],"criteria":[66],"maximum":[68],"speed":[69],"reduced":[71],"hardware":[72,85],"complexity.":[73],"results":[75],"studies":[77],"functional":[80],"structural,":[82],"time":[83],"characteristics":[86],"such":[88],"MSPs":[89],"presented.":[91],"Promising":[92],"areas":[93],"their":[95],"scientific":[98],"industrial":[100],"computerized":[101],"identified.":[104]},"counts_by_year":[],"updated_date":"2026-11-14T11:04:58.165337","created_date":"2026-06-28T00:00:00"}