{"id":"https://openalex.org/W7149366209","doi":"https://doi.org/10.71465/ajeet3593","title":"Diffusion Models for Automated Standard Cell Layout Generation in Advanced Node Design","display_name":"Diffusion Models for Automated Standard Cell Layout Generation in Advanced Node Design","publication_year":2026,"publication_date":"2026-01-31","ids":{"openalex":"https://openalex.org/W7149366209","doi":"https://doi.org/10.71465/ajeet3593"},"language":null,"primary_location":{"id":"doi:10.71465/ajeet3593","doi":"https://doi.org/10.71465/ajeet3593","is_oa":true,"landing_page_url":"https://doi.org/10.71465/ajeet3593","pdf_url":null,"source":{"id":"https://openalex.org/S5407055464","display_name":"American Journal of Electrical Engineering and Technology","issn_l":"2688-1802","issn":["2688-1802"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"American Journal of Electrical Engineering and Technology","raw_type":"journal-article"},"volume":null,"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://doi.org/10.71465/ajeet3593","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Yutong Shen","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Yutong Shen","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Florida, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Florida, USA","institution_ids":["https://openalex.org/I33213144"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I33213144"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.16906944,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"7","issue":"1","first_page":"55","last_page":"68"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9800000190734863,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9800000190734863,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.012299999594688416,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.00039999998989515007,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/diffusion-models","display_name":"diffusion models","score":0.8889999985694885},{"id":"https://openalex.org/keywords/denoising-diffusion-probabilistic-models","display_name":"denoising diffusion probabilistic models","score":0.9509999752044678},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"electronic design automation","score":0.7379999756813049},{"id":"https://openalex.org/keywords/design-rule-check","display_name":"design rule checking","score":0.5139999985694885},{"id":"https://openalex.org/keywords/parasitic-extraction","display_name":"parasitic extraction","score":0.753000020980835},{"id":"https://openalex.org/keywords/design-technology-co-optimization","display_name":"design-technology co-optimization","score":0.8650000095367432}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5712000131607056},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5440000295639038},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.475600004196167},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.4745999872684479},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.46939998865127563},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4341999888420105},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.43209999799728394},{"id":"https://openalex.org/C163294075","wikidata":"https://www.wikidata.org/wiki/Q581861","display_name":"Noise reduction","level":2,"score":0.40549999475479126},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.3982999920845032},{"id":"https://openalex.org/C188985296","wikidata":"https://www.wikidata.org/wiki/Q868954","display_name":"Page layout","level":2,"score":0.3598000109195709},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.35499998927116394},{"id":"https://openalex.org/C70518039","wikidata":"https://www.wikidata.org/wiki/Q16000077","display_name":"Dimensionality reduction","level":2,"score":0.3531000018119812},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.3407999873161316},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.32170000672340393},{"id":"https://openalex.org/C33676613","wikidata":"https://www.wikidata.org/wiki/Q13415176","display_name":"Dimension (graph theory)","level":2,"score":0.3188999891281128},{"id":"https://openalex.org/C49937458","wikidata":"https://www.wikidata.org/wiki/Q2599292","display_name":"Probabilistic logic","level":2,"score":0.3118000030517578},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.31150001287460327},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.30390000343322754},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.30309998989105225},{"id":"https://openalex.org/C2777303404","wikidata":"https://www.wikidata.org/wiki/Q759757","display_name":"Convergence (economics)","level":2,"score":0.28110000491142273},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.2784000039100647},{"id":"https://openalex.org/C41608201","wikidata":"https://www.wikidata.org/wiki/Q980509","display_name":"Embedding","level":2,"score":0.27810001373291016},{"id":"https://openalex.org/C173801870","wikidata":"https://www.wikidata.org/wiki/Q201413","display_name":"Heuristic","level":2,"score":0.2777000069618225},{"id":"https://openalex.org/C98763669","wikidata":"https://www.wikidata.org/wiki/Q176645","display_name":"Markov chain","level":2,"score":0.2773999869823456},{"id":"https://openalex.org/C2776036281","wikidata":"https://www.wikidata.org/wiki/Q48769818","display_name":"Constraint (computer-aided design)","level":2,"score":0.2773999869823456},{"id":"https://openalex.org/C34559072","wikidata":"https://www.wikidata.org/wiki/Q2334061","display_name":"Design of experiments","level":2,"score":0.2721000015735626},{"id":"https://openalex.org/C34972735","wikidata":"https://www.wikidata.org/wiki/Q2920267","display_name":"Engineering design process","level":2,"score":0.266400009393692},{"id":"https://openalex.org/C2776401178","wikidata":"https://www.wikidata.org/wiki/Q12050496","display_name":"Feature (linguistics)","level":2,"score":0.26579999923706055},{"id":"https://openalex.org/C108882727","wikidata":"https://www.wikidata.org/wiki/Q2991685","display_name":"Solid modeling","level":2,"score":0.2603999972343445},{"id":"https://openalex.org/C61326573","wikidata":"https://www.wikidata.org/wiki/Q1496376","display_name":"Gaussian process","level":3,"score":0.26019999384880066},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.2590000033378601},{"id":"https://openalex.org/C167966045","wikidata":"https://www.wikidata.org/wiki/Q5532625","display_name":"Generative model","level":3,"score":0.2574999928474426},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.257099986076355},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.2522999942302704},{"id":"https://openalex.org/C125112378","wikidata":"https://www.wikidata.org/wiki/Q176640","display_name":"Randomness","level":2,"score":0.25049999356269836},{"id":"https://openalex.org/C57493831","wikidata":"https://www.wikidata.org/wiki/Q3134666","display_name":"Projection (relational algebra)","level":2,"score":0.2500999867916107}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.71465/ajeet3593","doi":"https://doi.org/10.71465/ajeet3593","is_oa":true,"landing_page_url":"https://doi.org/10.71465/ajeet3593","pdf_url":null,"source":{"id":"https://openalex.org/S5407055464","display_name":"American Journal of Electrical Engineering and Technology","issn_l":"2688-1802","issn":["2688-1802"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"American Journal of Electrical Engineering and Technology","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.71465/ajeet3593","doi":"https://doi.org/10.71465/ajeet3593","is_oa":true,"landing_page_url":"https://doi.org/10.71465/ajeet3593","pdf_url":null,"source":{"id":"https://openalex.org/S5407055464","display_name":"American Journal of Electrical Engineering and Technology","issn_l":"2688-1802","issn":["2688-1802"],"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"American Journal of Electrical Engineering and Technology","raw_type":"journal-article"},"sustainable_development_goals":[{"score":0.5378999710083008,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"sustainable_development_goals_aurora":[{"score":0.605813205242157,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"Standard":[0],"cell":[1,43,74,208,263,298],"layout":[2,23,133,164,255],"generation":[3,256],"in":[4,55],"advanced":[5,290],"semiconductor":[6],"nodes":[7],"presents":[8],"escalating":[9],"complexity":[10],"due":[11],"to":[12,129,170,228,258],"stringent":[13],"design":[14,58,83,93],"rule":[15,84,191],"constraints,":[16],"multi-patterning":[17],"lithographic":[18],"requirements,":[19,81],"and":[20,47,82,153,162,240,302],"severely":[21],"diminishing":[22],"flexibility":[24],"at":[25,45,185,289],"sub-5nm":[26],"feature":[27],"sizes.":[28],"This":[29],"paper":[30],"proposes":[31],"a":[32,52,66,111,220,265,282],"diffusion":[33,68,100,279],"model-based":[34],"generative":[35,168],"framework":[36,125,252],"for":[37,235,286,296],"automating":[38],"the":[39,98,124,167,194,216],"synthesis":[40],"of":[41,205,225,237,247],"standard":[42,207,297],"layouts":[44,234],"5nm":[46,211],"below":[48],"technology":[49,212,291],"nodes,":[50,292],"addressing":[51],"critical":[53],"bottleneck":[54],"modern":[56],"electronic":[57],"automation":[59],"(EDA)":[60],"flows.":[61],"The":[62,251],"proposed":[63,217],"approach":[64],"employs":[65],"denoising":[67,138,147,187],"probabilistic":[69],"model":[70,169],"(DDPM)":[71],"conditioned":[72],"on":[73,104,200,264],"functionalspecifications,":[75],"parasitic":[76],"extraction":[77],"targets,":[78],"pin":[79],"accessibility":[80],"check":[85],"(DRC)":[86],"parameter":[87],"vectors":[88],"extracted":[89],"directly":[90,189],"from":[91,120],"process":[92,101],"kits":[94],"(PDKs).":[95],"Inspired":[96],"by":[97,141],"forward-reverse":[99],"originally":[102],"demonstrated":[103],"structured":[105],"2D":[106],"data":[107],"distributions":[108],"\u2014":[109,123],"wherein":[110],"learned":[112,195],"reverse":[113],"Markov":[114],"chain":[115],"reconstructs":[116],"complex":[117],"geometric":[118,160],"patterns":[119],"Gaussian":[121],"noise":[122],"applies":[126],"this":[127],"principle":[128],"recover":[130],"DRC-compliant":[131],"multi-layer":[132],"geometries":[134],"through":[135],"an":[136,201,269],"iterative":[137],"trajectory":[139],"guided":[140],"cell-specific":[142],"conditioning":[143,155],"signals.":[144],"A":[145,176],"U-Net":[146],"backbone":[148],"with":[149,293],"multi-scale":[150],"encoder-decoder":[151],"structure":[152],"cross-attention":[154],"injection":[156],"captures":[157],"both":[158],"local":[159],"precision":[161],"global":[163],"topology":[165],"simultaneously,enabling":[166],"produce":[171],"diverse":[172],"yet":[173],"constraint-compliantlayout":[174],"solutions.":[175],"DRC-aware":[177],"auxiliary":[178],"training":[179],"loss":[180],"explicitly":[181],"penalizes":[182],"constraint":[183],"violations":[184],"each":[186],"step,":[188],"embedding":[190],"compliance":[192],"into":[193],"score":[196],"function.":[197],"Experimental":[198],"evaluation":[199],"industry-representative":[202],"benchmark":[203,238],"suite":[204],"48":[206],"types":[209],"atthe":[210],"node":[213],"demonstrates":[214],"that":[215],"method":[218],"achieves":[219],"DRC":[221],"violation":[222],"rate":[223],"reduction":[224],"34.2%":[226],"compared":[227],"baseline":[229],"GAN":[230],"approaches,":[231],"generates":[232],"valid":[233],"98.3%":[236],"cells,":[239],"produces":[241],"performance-power-area":[242],"(PPA)":[243],"metrics":[244],"within":[245],"8.3%":[246],"reference":[248],"engineer-designed":[249],"layouts.":[250],"reduces":[253],"average":[254],"time":[257],"under":[259],"two":[260],"minutes":[261],"per":[262],"single":[266],"GPU,":[267],"representing":[268],"order-of-magnitude":[270],"improvement":[271],"over":[272],"conventional":[273],"manual":[274],"workflows.":[275],"These":[276],"findings":[277],"establish":[278],"models":[280],"as":[281],"highly":[283],"promising":[284],"paradigm":[285],"intelligent":[287],"EDA":[288],"significant":[294],"implications":[295],"library":[299],"development":[300],"timelines":[301],"design-technology":[303],"co-optimization":[304],"research.":[305]},"counts_by_year":[],"updated_date":"2026-09-27T08:07:27.782135","created_date":"2026-04-05T00:00:00"}