{"id":"https://openalex.org/W7146594604","doi":null,"title":"\u30e0\u30fc\u30a2\u306e\u6cd5\u5247\u4ee5\u964d\u306e\u65b0\u3057\u3044\u534a\u5c0e\u4f53\u30e1\u30e2\u30ea\u3068\u30c8\u30e9\u30f3\u30b8\u30b9\u30bf\u306e\u6280\u8853\u52d5\u5411","display_name":"\u30e0\u30fc\u30a2\u306e\u6cd5\u5247\u4ee5\u964d\u306e\u65b0\u3057\u3044\u534a\u5c0e\u4f53\u30e1\u30e2\u30ea\u3068\u30c8\u30e9\u30f3\u30b8\u30b9\u30bf\u306e\u6280\u8853\u52d5\u5411","publication_year":2016,"publication_date":"2016-03-31","ids":{"openalex":"https://openalex.org/W7146594604"},"language":"ja","primary_location":{"id":"pmh:oai:irdb.nii.ac.jp:00979:0006400030","doi":null,"is_oa":true,"landing_page_url":"https://shonan-it.repo.nii.ac.jp/records/2000184","pdf_url":null,"source":{"id":"https://openalex.org/S7407056385","display_name":"Institutional Repositories DataBase (IRDB)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I184597095","host_organization_name":"National Institute of Informatics","host_organization_lineage":["https://openalex.org/I184597095"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"MEMOIRS OF SHONAN INSTITUTE OF TECHNOLOGY","raw_type":"departmental bulletin paper"},"volume":null,"type":"article","indexed_in":[],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://shonan-it.repo.nii.ac.jp/records/2000184","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064069096","display_name":"\u91cd\u4f73 \u6e21\u8fba","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"\u6e21\u8fba, \u91cd\u4f73","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019853343","display_name":"\u4f51 \u5ee3\u5cf6","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"\u5ee3\u5cf6, \u4f51","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5131635744","display_name":"\u7fd4\u4eba \u7389\u4e95","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"\u7389\u4e95, \u7fd4\u4eba","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5131727439","display_name":"\u667a\u5e83 \u6a2a\u7530","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"\u6a2a\u7530, \u667a\u5e83","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5132268485","display_name":"\u5320 \u4f50\u85e4","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"\u4f50\u85e4, \u5320","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5132402247","display_name":"Shigeyoshi WATANABE","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"WATANABE, Shigeyoshi","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100979182","display_name":"Yu Hiroshima","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"HIROSHIMA, Yu","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066085036","display_name":"Shoto Tamai","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"TAMAI, Shoto","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018394875","display_name":"Tomohiro Yokota","orcid":"https://orcid.org/0000-0003-2540-3810","observed_orcids":["https://orcid.org/0000-0003-2540-3810"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"YOKOTA, Tomohiro","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5132447848","display_name":"Takumi Sato","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"SATO, Takumi","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.57212631,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"50","issue":"1","first_page":"39","last_page":"47"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9110999703407288,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9110999703407288,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.08240000158548355,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.0031999999191612005,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"semiconductor memory","score":0.9390000104904175},{"id":"https://openalex.org/keywords/transistors","display_name":"transistors","score":0.8930000066757202},{"id":"https://openalex.org/keywords/finfet","display_name":"FinFET","score":0.921999990940094},{"id":"https://openalex.org/keywords/trench-depth","display_name":"trench depth","score":0.3569999933242798},{"id":"https://openalex.org/keywords/system-lsi","display_name":"system LSI","score":0.7289999723434448},{"id":"https://openalex.org/keywords/3d-transistors","display_name":"3D transistors","score":0.7710000276565552}],"concepts":[{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5670999884605408},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.47119998931884766},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4311999976634979},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4235999882221222},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.41679999232292175},{"id":"https://openalex.org/C43363307","wikidata":"https://www.wikidata.org/wiki/Q1651623","display_name":"Racetrack memory","level":5,"score":0.39410001039505005},{"id":"https://openalex.org/C32666082","wikidata":"https://www.wikidata.org/wiki/Q7450979","display_name":"Sense amplifier","level":3,"score":0.36079999804496765},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3594000041484833},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.35429999232292175},{"id":"https://openalex.org/C155310634","wikidata":"https://www.wikidata.org/wiki/Q1852785","display_name":"Trench","level":3,"score":0.3197000026702881},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.3142000138759613},{"id":"https://openalex.org/C2776531357","wikidata":"https://www.wikidata.org/wiki/Q174077","display_name":"Flash memory","level":2,"score":0.29580000042915344},{"id":"https://openalex.org/C2777526259","wikidata":"https://www.wikidata.org/wiki/Q221836","display_name":"Flash (photography)","level":2,"score":0.2930999994277954},{"id":"https://openalex.org/C34172316","wikidata":"https://www.wikidata.org/wiki/Q499024","display_name":"Non-volatile random-access memory","level":5,"score":0.2874999940395355},{"id":"https://openalex.org/C53838383","wikidata":"https://www.wikidata.org/wiki/Q541148","display_name":"Conventional memory","level":5,"score":0.2858000099658966},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.28299999237060547},{"id":"https://openalex.org/C134786449","wikidata":"https://www.wikidata.org/wiki/Q3391255","display_name":"Planar","level":2,"score":0.27549999952316284},{"id":"https://openalex.org/C2776638159","wikidata":"https://www.wikidata.org/wiki/Q18343761","display_name":"Memory cell","level":4,"score":0.2750999927520752},{"id":"https://openalex.org/C111106434","wikidata":"https://www.wikidata.org/wiki/Q1072430","display_name":"Die (integrated circuit)","level":2,"score":0.2605000138282776},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2506999969482422}],"mesh":[],"locations_count":1,"locations":[{"id":"pmh:oai:irdb.nii.ac.jp:00979:0006400030","doi":null,"is_oa":true,"landing_page_url":"https://shonan-it.repo.nii.ac.jp/records/2000184","pdf_url":null,"source":{"id":"https://openalex.org/S7407056385","display_name":"Institutional Repositories DataBase (IRDB)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I184597095","host_organization_name":"National Institute of Informatics","host_organization_lineage":["https://openalex.org/I184597095"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"MEMOIRS OF SHONAN INSTITUTE OF TECHNOLOGY","raw_type":"departmental bulletin paper"}],"best_oa_location":{"id":"pmh:oai:irdb.nii.ac.jp:00979:0006400030","doi":null,"is_oa":true,"landing_page_url":"https://shonan-it.repo.nii.ac.jp/records/2000184","pdf_url":null,"source":{"id":"https://openalex.org/S7407056385","display_name":"Institutional Repositories DataBase (IRDB)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I184597095","host_organization_name":"National Institute of Informatics","host_organization_lineage":["https://openalex.org/I184597095"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"MEMOIRS OF SHONAN INSTITUTE OF TECHNOLOGY","raw_type":"departmental bulletin paper"},"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W7144821949","https://openalex.org/W7208665086","https://openalex.org/W2758316518","https://openalex.org/W2998493258","https://openalex.org/W7145745733","https://openalex.org/W3170156583","https://openalex.org/W7208592011","https://openalex.org/W4393405473","https://openalex.org/W2744248371","https://openalex.org/W4210815168"],"abstract_inverted_index":{"Trend":[0],"of":[1,34,44,54],"novel":[2,37],"semiconductor":[3],"memory":[4,57,63,70,83,92],"and":[5,30,64,74],"transistor":[6,22],"for":[7,17],"post":[8],"Moore\u2019s":[9],"low":[10],"have":[11],"been":[12],"described.":[13],"For":[14],"promising":[15],"candidates":[16,53],"replacing":[18],"presently":[19,95],"available":[20,96],"planar":[21],"are":[23,58],"3":[24],"dimensional":[25],"transistors":[26],"such":[27],"as":[28],"FinFET":[29,35,38],"SGT.":[31],"Next":[32],"candidate":[33],"is":[36],"technology":[39],"featured":[40],"with":[41,47],"plural":[42],"number":[43],"trench":[45],"depth":[46],"only":[48,89],"one":[49],"process":[50],"step.":[51],"Promising":[52],"next":[55],"generation":[56],"stacked":[59,65,78],"type":[60,66,69,79,82],"NAND":[61,67,80],"flash":[62],"new":[68,81],"which":[71,86],"use":[72],"SGT":[73],"BiCS":[75],"technology.":[76],"Especially,":[77],"has":[84],"potential":[85],"replace":[87],"not":[88],"high":[90],"performance":[91],"but":[93],"also":[94],"system":[97],"LSI.":[98]},"counts_by_year":[],"updated_date":"2026-09-26T08:19:03.415552","created_date":"2026-04-01T00:00:00"}