{"id":"https://openalex.org/W7140189322","doi":"https://doi.org/10.1109/icauc68182.2026.11441203","title":"Design of a Low-Power Single-Ended 11T SRAM Cell with Improved Write Margin","display_name":"Design of a Low-Power Single-Ended 11T SRAM Cell with Improved Write Margin","publication_year":2026,"publication_date":"2026-01-19","ids":{"openalex":"https://openalex.org/W7140189322","doi":"https://doi.org/10.1109/icauc68182.2026.11441203"},"language":"en","primary_location":{"id":"doi:10.1109/icauc68182.2026.11441203","doi":"https://doi.org/10.1109/icauc68182.2026.11441203","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icauc68182.2026.11441203","pdf_url":null,"source":{"id":"https://openalex.org/S7407096169","display_name":"International Conference on AI-Driven Smart Systems and Ubiquitous Computing (ICAUC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 International Conference on AI-Driven Smart Systems and Ubiquitous Computing (ICAUC)","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5121134750","display_name":"Lakshmi Barla","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4405263749","display_name":"Gayatri Vidya Parishad College of Engineering for Women","ror":"https://ror.org/05pw0an27","country_code":"IN","type":"education","lineage":["https://openalex.org/I4405263749"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Lakshmi Barla","raw_affiliation_strings":["GVP College of Engineering for Women,Department of ECE,Visakhapatnam,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"GVP College of Engineering for Women,Department of ECE,Visakhapatnam,India","institution_ids":["https://openalex.org/I4405263749"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101442798","display_name":"Mamidipaka Hema","orcid":"https://orcid.org/0000-0001-6712-062X","observed_orcids":["https://orcid.org/0000-0001-6712-062X"]},"institutions":[{"id":"https://openalex.org/I4405256783","display_name":"Jawaharlal Nehru Technological University-Gurajada, Vizianagaram","ror":"https://ror.org/04hd1a463","country_code":"IN","type":"education","lineage":["https://openalex.org/I4405256783"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Mamidipaka Hema","raw_affiliation_strings":["JNTU-GV College of Engineering,Department of ECE,Vizianagaram,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"JNTU-GV College of Engineering,Department of ECE,Vizianagaram,India","institution_ids":["https://openalex.org/I4405256783"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5066949652","display_name":"K. Babulu","orcid":"https://orcid.org/0000-0003-1097-9390","observed_orcids":["https://orcid.org/0000-0003-1097-9390"]},"institutions":[{"id":"https://openalex.org/I4405256783","display_name":"Jawaharlal Nehru Technological University-Gurajada, Vizianagaram","ror":"https://ror.org/04hd1a463","country_code":"IN","type":"education","lineage":["https://openalex.org/I4405256783"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Kaparapu Babulu","raw_affiliation_strings":["JNTU-GV College of Engineering,Department of ECE,Vizianagaram,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"JNTU-GV College of Engineering,Department of ECE,Vizianagaram,India","institution_ids":["https://openalex.org/I4405256783"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"656","last_page":"660"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9951000213623047,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9951000213623047,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.004100000020116568,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.0003000000142492354,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/sram-cell","display_name":"SRAM cell","score":0.7599999904632568},{"id":"https://openalex.org/keywords/single-ended-sram","display_name":"single-ended SRAM","score":0.8349999785423279},{"id":"https://openalex.org/keywords/low-power-memory","display_name":"low-power memory","score":0.7789999842643738},{"id":"https://openalex.org/keywords/write-margin","display_name":"write margin","score":0.7329999804496765},{"id":"https://openalex.org/keywords/static-noise-margin","display_name":"static noise margin","score":0.925000011920929},{"id":"https://openalex.org/keywords/leakage-power","display_name":"leakage power","score":0.6700000166893005},{"id":"https://openalex.org/keywords/finfet","display_name":"FinFET","score":0.8759999871253967},{"id":"https://openalex.org/keywords/short-channel-effects","display_name":"short-channel effects","score":0.8790000081062317},{"id":"https://openalex.org/keywords/energy-efficiency","display_name":"energy efficiency","score":0.8529999852180481},{"id":"https://openalex.org/keywords/read-stability","display_name":"read stability","score":0.503000020980835}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.9343000054359436},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.578499972820282},{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.5705000162124634},{"id":"https://openalex.org/C2776638159","wikidata":"https://www.wikidata.org/wiki/Q18343761","display_name":"Memory cell","level":4,"score":0.5271999835968018},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5101000070571899},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.49000000953674316},{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.44040000438690186},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.41830000281333923},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.40700000524520874},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.3783000111579895},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3734000027179718},{"id":"https://openalex.org/C179499742","wikidata":"https://www.wikidata.org/wiki/Q1324892","display_name":"Noise margin","level":4,"score":0.3440999984741211},{"id":"https://openalex.org/C2987719587","wikidata":"https://www.wikidata.org/wiki/Q1811428","display_name":"Leakage power","level":4,"score":0.3407999873161316},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.31540000438690186},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.3089999854564667},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.30230000615119934},{"id":"https://openalex.org/C32666082","wikidata":"https://www.wikidata.org/wiki/Q7450979","display_name":"Sense amplifier","level":3,"score":0.29760000109672546},{"id":"https://openalex.org/C774472","wikidata":"https://www.wikidata.org/wiki/Q6760393","display_name":"Margin (machine learning)","level":2,"score":0.2919999957084656},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.2809000015258789},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.28040000796318054},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.2800000011920929},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.26649999618530273},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.26030001044273376},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.25679999589920044},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.25519999861717224},{"id":"https://openalex.org/C74370782","wikidata":"https://www.wikidata.org/wiki/Q722249","display_name":"Operating margin","level":4,"score":0.2531000077724457}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icauc68182.2026.11441203","doi":"https://doi.org/10.1109/icauc68182.2026.11441203","is_oa":false,"landing_page_url":"https://doi.org/10.1109/icauc68182.2026.11441203","pdf_url":null,"source":{"id":"https://openalex.org/S7407096169","display_name":"International Conference on AI-Driven Smart Systems and Ubiquitous Computing (ICAUC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 International Conference on AI-Driven Smart Systems and Ubiquitous Computing (ICAUC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.4943999946117401,"display_name":"Industry, innovation and infrastructure"}],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1974159394","https://openalex.org/W2017120673","https://openalex.org/W2040122855","https://openalex.org/W2080326481","https://openalex.org/W2168265508","https://openalex.org/W2344542627","https://openalex.org/W2899871389","https://openalex.org/W2951246649","https://openalex.org/W2974460364","https://openalex.org/W2990790741","https://openalex.org/W3154315113","https://openalex.org/W4322706857","https://openalex.org/W4382361593","https://openalex.org/W4388937616","https://openalex.org/W4410614377"],"related_works":["https://openalex.org/W4403329716","https://openalex.org/W4407432910","https://openalex.org/W4311550065","https://openalex.org/W4283812833","https://openalex.org/W3004511622","https://openalex.org/W3005076390","https://openalex.org/W2977599950","https://openalex.org/W7212230667","https://openalex.org/W3081455090","https://openalex.org/W7082986728"],"abstract_inverted_index":{"The":[0,62,78,106],"primary":[1],"applications":[2],"of":[3,19,40,66,80,95,108,116,123,139,156],"Static":[4,140],"Random-Access":[5],"Memory":[6,12],"(SRAM)":[7],"technology":[8,113],"are":[9],"in":[10,163],"Cache":[11],"Systems":[13],"as":[14,16],"well":[15],"embedded":[17],"types":[18],"memory;":[20],"therefore,":[21],"SRAM":[22,46,71,83,90,109,133,150,159],"is":[23,85],"generally":[24],"required":[25],"to":[26,32,49,99],"operate":[27],"at":[28],"low":[29],"power":[30],"levels":[31],"allow":[33],"for":[34,161],"maximum":[35],"stability.":[36,105],"In":[37],"current":[38,118],"generation":[39],"deeply":[41],"scaled":[42],"fabrication":[43],"processes,":[44],"conventional":[45,149],"cells":[47],"tend":[48],"have":[50],"problems":[51],"associated":[52],"with":[53,92],"increased":[54,145],"leakage":[55,117],"power,":[56],"decreased":[57],"stability,":[58],"and/or":[59],"reduced":[60],"reliability.":[61],"paper":[63],"presents":[64],"construction":[65],"a":[67,136],"Single-Ended":[68],"11-Transistor":[69],"(SE11T)":[70],"cell":[72,84,91,110,134,160],"using":[73,111],"18":[74],"nm":[75],"FinFET":[76,112],"technology.":[77],"structure":[79],"the":[81,87,121,130,153,157],"11T":[82],"essentially":[86],"existing":[88],"10T":[89],"an":[93],"addition":[94],"one":[96],"NMOS":[97],"transistor":[98],"improve":[100],"both":[101],"read":[102],"and":[103,119,144],"write":[104],"design":[107],"improves":[114],"control":[115],"diminishes":[120],"amount":[122],"short-channel":[124],"effect.":[125],"Simulation":[126],"results":[127],"show":[128],"that":[129],"proposed":[131,158],"SE11T":[132],"provides":[135],"better":[137],"level":[138],"Noise":[141],"Margin":[142],"(SNM)":[143],"energy":[146],"efficiency,":[147],"than":[148],"cells,":[151],"demonstrating":[152],"overall":[154],"efficacy":[155],"use":[162],"future":[164],"low-power,":[165],"high-reliability":[166],"memory":[167],"systems.":[168]},"counts_by_year":[],"updated_date":"2026-10-28T10:33:24.094632","created_date":"2026-03-25T00:00:00"}