{"id":"https://openalex.org/W7137998640","doi":"https://doi.org/10.1109/vlsid68508.2026.00073","title":"A Fully Integrated High-PSRR LDO with Cascaded NMOS-PMOS Buffer Architecture in 180 nm CMOS","display_name":"A Fully Integrated High-PSRR LDO with Cascaded NMOS-PMOS Buffer Architecture in 180 nm CMOS","publication_year":2026,"publication_date":"2026-01-03","ids":{"openalex":"https://openalex.org/W7137998640","doi":"https://doi.org/10.1109/vlsid68508.2026.00073"},"language":"en","primary_location":{"id":"doi:10.1109/vlsid68508.2026.00073","doi":"https://doi.org/10.1109/vlsid68508.2026.00073","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsid68508.2026.00073","pdf_url":null,"source":{"id":"https://openalex.org/S4306419912","display_name":"International Conference on VLSI Design","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 39th International Conference on VLSI Design & 25th International Conference on Embedded Systems (VLSID)","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103959954","display_name":"Kaire Anupama","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I121750182","display_name":"National Institute of Technology Warangal","ror":"https://ror.org/017ebfz38","country_code":"IN","type":"education","lineage":["https://openalex.org/I121750182"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Kaire Anupama","raw_affiliation_strings":["NIT Warangal,Department of ECE,Hanmakonda,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NIT Warangal,Department of ECE,Hanmakonda,India","institution_ids":["https://openalex.org/I121750182"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109268463","display_name":"Patri Sreehari Rao","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I121750182","display_name":"National Institute of Technology Warangal","ror":"https://ror.org/017ebfz38","country_code":"IN","type":"education","lineage":["https://openalex.org/I121750182"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Patri Sreehari Rao","raw_affiliation_strings":["NIT Warangal,Department of ECE,Hanmakonda,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NIT Warangal,Department of ECE,Hanmakonda,India","institution_ids":["https://openalex.org/I121750182"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I121750182"],"apc_list":null,"apc_paid":null,"fwci":28.1134,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.98171937,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":93,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"347","last_page":"352"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9897000193595886,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9897000193595886,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.00419999985024333,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10175","display_name":"Advanced DC-DC Converters","score":0.003100000089034438,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/low-dropout-regulator","display_name":"low-dropout regulator","score":0.8790000081062317},{"id":"https://openalex.org/keywords/power-supply-rejection-ratio","display_name":"power supply rejection ratio","score":0.9589999914169312},{"id":"https://openalex.org/keywords/current-mirror","display_name":"current mirror","score":0.8009999990463257},{"id":"https://openalex.org/keywords/transient-response","display_name":"transient response","score":0.9739999771118164},{"id":"https://openalex.org/keywords/0-18-mum-cmos","display_name":"0.18 \u03bcm CMOS","score":0.7699999809265137},{"id":"https://openalex.org/keywords/integrated-voltage-regulator","display_name":"integrated voltage regulator","score":0.6869999766349792},{"id":"https://openalex.org/keywords/closed-loop-stability","display_name":"closed-loop stability","score":0.6269999742507935},{"id":"https://openalex.org/keywords/pvt-corners","display_name":"PVT corners","score":0.7419999837875366},{"id":"https://openalex.org/keywords/resistive-feedback","display_name":"resistive feedback","score":0.6610000133514404}],"concepts":[{"id":"https://openalex.org/C145018004","wikidata":"https://www.wikidata.org/wiki/Q4985944","display_name":"Buffer (optical fiber)","level":2,"score":0.6452999711036682},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6018000245094299},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.4724999964237213},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.43470001220703125},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.40540000796318054},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.35199999809265137},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3393999934196472},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3377000093460083},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.30399999022483826},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2976999878883362},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.26420000195503235},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.26269999146461487},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.2581000030040741}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsid68508.2026.00073","doi":"https://doi.org/10.1109/vlsid68508.2026.00073","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsid68508.2026.00073","pdf_url":null,"source":{"id":"https://openalex.org/S4306419912","display_name":"International Conference on VLSI Design","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 39th International Conference on VLSI Design & 25th International Conference on Embedded Systems (VLSID)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5378999710083008,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"study_designs":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320325255","display_name":"Ministry of Electronics and Information technology","ror":null}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W2052142999","https://openalex.org/W2090683789","https://openalex.org/W2109182259","https://openalex.org/W2508113858","https://openalex.org/W2594691770","https://openalex.org/W2794386718","https://openalex.org/W2799729931","https://openalex.org/W2952922978","https://openalex.org/W3116647416","https://openalex.org/W4225764002","https://openalex.org/W4389722380","https://openalex.org/W4401879569","https://openalex.org/W4402656320"],"related_works":["https://openalex.org/W2893533083","https://openalex.org/W7214063227","https://openalex.org/W4404853787","https://openalex.org/W4415223944","https://openalex.org/W2545066061","https://openalex.org/W4410228502","https://openalex.org/W7204092916","https://openalex.org/W4400232370","https://openalex.org/W3165605138","https://openalex.org/W7117890687"],"abstract_inverted_index":{"The":[0,67,93,151],"proposed":[1,94],"work":[2],"introduces":[3],"a":[4,12,31,53,74,80,87,97,144,159],"fully":[5],"integrated":[6],"low-dropout":[7],"(LDO)":[8],"voltage":[9,89],"regulator":[10,68,127],"featuring":[11],"cascade-assisted":[13],"multi-buffer":[14],"architecture":[15,95,152],"that":[16,39],"significantly":[17],"enhances":[18],"power":[19],"supply":[20,77],"rejection":[21],"ratio":[22],"(PSRR)":[23],"and":[24,46,63,78,105,143,158],"transient":[25,130],"response,":[26],"which":[27],"is":[28,69],"realized":[29],"using":[30],"180":[32],"nm":[33],"CMOS":[34],"process.":[35],"Unlike":[36],"conventional":[37],"LDOs":[38],"rely":[40],"heavily":[41],"on":[42],"large":[43],"off-chip":[44],"capacitors":[45],"simple":[47],"buffer":[48,57],"stages,":[49],"this":[50],"design":[51],"employs":[52],"hybrid":[54],"NMOS-PMOS":[55],"cascaded":[56],"system":[58],"with":[59,86,132],"current":[60],"mirror":[61],"enhancements":[62],"feedforward":[64],"ripple":[65],"cancellation.":[66],"designed":[70],"to":[71,164],"operate":[72],"from":[73],"1.8":[75],"V":[76,85],"delivers":[79],"regulated":[81],"output":[82],"of":[83,90,99,117,122,135,140,147],"1.4":[84],"dropout":[88],"0.4":[91],"V.":[92],"achieves":[96],"PSRR":[98],"86.4":[100],"dB":[101,107],"at":[102,108],"1":[103],"kHz":[104,110],"66.6":[106],"10":[109],"making":[111],"it":[112],"suitable":[113],"for":[114],"low-frequency":[115],"applications":[116],"IoT":[118],"under":[119],"full-load":[120],"condition":[121],"20":[123],"mA.":[124],"Furthermore,":[125],"the":[126],"exhibits":[128],"strong":[129],"performance,":[131],"an":[133,138],"undershoot":[134],"32.04":[136],"mV,":[137,142],"overshoot":[139],"24.82":[141],"settling":[145],"time":[146],"about":[148],"700":[149],"ns.":[150],"also":[153],"integrates":[154],"internal":[155],"compensation":[156],"networks":[157],"finely-tuned":[160],"resistive":[161],"feedback":[162],"loop":[163],"ensure":[165],"closed-loop":[166],"stability":[167],"across":[168],"PVT":[169],"corners.":[170]},"counts_by_year":[{"year":2026,"cited_by_count":1}],"updated_date":"2026-10-28T10:33:24.094632","created_date":"2026-03-18T00:00:00"}