{"id":"https://openalex.org/W7130712867","doi":"https://doi.org/10.1109/giest66547.2025.11387207","title":"Reliability Investigation of High Performance Nanoscale Dual Edge Triggered (DET) TSPC-D-Flip Flops for Future Low Power Electronics","display_name":"Reliability Investigation of High Performance Nanoscale Dual Edge Triggered (DET) TSPC-D-Flip Flops for Future Low Power Electronics","publication_year":2025,"publication_date":"2025-10-11","ids":{"openalex":"https://openalex.org/W7130712867","doi":"https://doi.org/10.1109/giest66547.2025.11387207"},"language":"en","primary_location":{"id":"doi:10.1109/giest66547.2025.11387207","doi":"https://doi.org/10.1109/giest66547.2025.11387207","is_oa":false,"landing_page_url":"https://doi.org/10.1109/giest66547.2025.11387207","pdf_url":null,"source":{"id":"https://openalex.org/S7407096879","display_name":"IEEE International Conference on Green Industrial Electronics and Sustainable Technologies (GIEST)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE 2nd International Conference on Green Industrial Electronics and Sustainable Technologies (GIEST)","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5116232382","display_name":"Md. Badhesha","orcid":"https://orcid.org/0009-0009-1989-3033","observed_orcids":["https://orcid.org/0009-0009-1989-3033"]},"institutions":[{"id":"https://openalex.org/I4405263155","display_name":"SR University","ror":"https://ror.org/039t32v17","country_code":"IN","type":"education","lineage":["https://openalex.org/I4405263155"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Md. Badhesha","raw_affiliation_strings":["SR University,ECE Department,Warangal,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"SR University,ECE Department,Warangal,India","institution_ids":["https://openalex.org/I4405263155"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5126516790","display_name":"Motla Sathwika","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4405263155","display_name":"SR University","ror":"https://ror.org/039t32v17","country_code":"IN","type":"education","lineage":["https://openalex.org/I4405263155"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Motla Sathwika","raw_affiliation_strings":["SR University,ECE Department,Warangal,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"SR University,ECE Department,Warangal,India","institution_ids":["https://openalex.org/I4405263155"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5026824165","display_name":"J. Ajayan","orcid":"https://orcid.org/0000-0002-2398-3690","observed_orcids":["https://orcid.org/0000-0002-2398-3690"]},"institutions":[{"id":"https://openalex.org/I4405263155","display_name":"SR University","ror":"https://ror.org/039t32v17","country_code":"IN","type":"education","lineage":["https://openalex.org/I4405263155"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"J. Ajayan","raw_affiliation_strings":["SR University,ECE Department,Warangal,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"SR University,ECE Department,Warangal,India","institution_ids":["https://openalex.org/I4405263155"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I4405263155"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9940999746322632,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9940999746322632,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.003800000064074993,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.0005000000237487257,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dual-edge-triggered-flip-flop","display_name":"dual edge triggered flip-flop","score":0.9129999876022339},{"id":"https://openalex.org/keywords/tspc-flip-flop","display_name":"TSPC flip-flop","score":0.7509999871253967},{"id":"https://openalex.org/keywords/low-power-digital-circuits","display_name":"low-power digital circuits","score":0.6019999980926514},{"id":"https://openalex.org/keywords/supply-voltage-variation","display_name":"supply voltage variation","score":0.5360000133514404},{"id":"https://openalex.org/keywords/temperature-dependence","display_name":"temperature dependence","score":0.7839999794960022},{"id":"https://openalex.org/keywords/process-variation","display_name":"process variation","score":0.8240000009536743},{"id":"https://openalex.org/keywords/delay-reduction","display_name":"delay reduction","score":0.43700000643730164},{"id":"https://openalex.org/keywords/glitch-power","display_name":"glitch power","score":0.5419999957084656}],"concepts":[{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.6414999961853027},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5849000215530396},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5831999778747559},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.5436000227928162},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.5325999855995178},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5267999768257141},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.49399998784065247},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.4921000003814697},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.44940000772476196},{"id":"https://openalex.org/C3826847","wikidata":"https://www.wikidata.org/wiki/Q188768","display_name":"FLOPS","level":2,"score":0.43970000743865967},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.43470001220703125},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.43070000410079956},{"id":"https://openalex.org/C117525741","wikidata":"https://www.wikidata.org/wiki/Q775654","display_name":"Signal edge","level":4,"score":0.4068000018596649},{"id":"https://openalex.org/C14036430","wikidata":"https://www.wikidata.org/wiki/Q3736076","display_name":"Function (biology)","level":2,"score":0.4027999937534332},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.39430001378059387},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.3921000063419342},{"id":"https://openalex.org/C141400236","wikidata":"https://www.wikidata.org/wiki/Q1479544","display_name":"Nanoelectronics","level":2,"score":0.3882000148296356},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.3799999952316284},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.373199999332428},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.37220001220703125},{"id":"https://openalex.org/C2781007278","wikidata":"https://www.wikidata.org/wiki/Q183406","display_name":"Flip-flop","level":3,"score":0.36899998784065247},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3634999990463257},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.36329999566078186},{"id":"https://openalex.org/C138331895","wikidata":"https://www.wikidata.org/wiki/Q11650","display_name":"Electronics","level":2,"score":0.3528999984264374},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.3474000096321106},{"id":"https://openalex.org/C2780980858","wikidata":"https://www.wikidata.org/wiki/Q110022","display_name":"Dual (grammatical number)","level":2,"score":0.34060001373291016},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.3375000059604645},{"id":"https://openalex.org/C138236772","wikidata":"https://www.wikidata.org/wiki/Q25098575","display_name":"Edge device","level":3,"score":0.31529998779296875},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3140000104904175},{"id":"https://openalex.org/C111106434","wikidata":"https://www.wikidata.org/wiki/Q1072430","display_name":"Die (integrated circuit)","level":2,"score":0.3077000081539154},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.29660001397132874},{"id":"https://openalex.org/C178911571","wikidata":"https://www.wikidata.org/wiki/Q593143","display_name":"Power electronics","level":3,"score":0.2833000123500824},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.28130000829696655},{"id":"https://openalex.org/C204323151","wikidata":"https://www.wikidata.org/wiki/Q905424","display_name":"Range (aeronautics)","level":2,"score":0.27810001373291016},{"id":"https://openalex.org/C2778309119","wikidata":"https://www.wikidata.org/wiki/Q5121614","display_name":"Circuit reliability","level":4,"score":0.26919999718666077},{"id":"https://openalex.org/C2778426721","wikidata":"https://www.wikidata.org/wiki/Q1225105","display_name":"Digital clock","level":3,"score":0.26899999380111694},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.2535000145435333}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/giest66547.2025.11387207","doi":"https://doi.org/10.1109/giest66547.2025.11387207","is_oa":false,"landing_page_url":"https://doi.org/10.1109/giest66547.2025.11387207","pdf_url":null,"source":{"id":"https://openalex.org/S7407096879","display_name":"IEEE International Conference on Green Industrial Electronics and Sustainable Technologies (GIEST)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE 2nd International Conference on Green Industrial Electronics and Sustainable Technologies (GIEST)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.5690000057220459}],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1646024661","https://openalex.org/W2007293665","https://openalex.org/W2032761331","https://openalex.org/W2077613833","https://openalex.org/W2115319020","https://openalex.org/W2152466827","https://openalex.org/W2165241811","https://openalex.org/W2321963440","https://openalex.org/W2529200589","https://openalex.org/W2794076215","https://openalex.org/W3152471632","https://openalex.org/W4323797080"],"related_works":["https://openalex.org/W2131158773","https://openalex.org/W2945090278","https://openalex.org/W2051051935","https://openalex.org/W2010898682","https://openalex.org/W2122930139","https://openalex.org/W6911838227","https://openalex.org/W6969057048","https://openalex.org/W2137142891","https://openalex.org/W1519085151","https://openalex.org/W7138931375"],"abstract_inverted_index":{"In":[0,98,128],"the":[1,42,51,63,86,101,111],"digital":[2],"world,":[3],"DET":[4,16],"flip-flops":[5],"provide":[6],"an":[7],"ingenious":[8],"method":[9],"of":[10,45,94,120,159],"balancing":[11],"performance":[12,144,167],"and":[13,123,133,154,162],"power":[14,43,73,148],"efficiency.":[15],"FFs":[17,57,76],"are":[18,81,136,149],"essential":[19],"elements":[20],"in":[21,77],"contemporary":[22,129],"VLSI":[23],"designs":[24,135],"due":[25],"to":[26,29,67,84,108],"their":[27],"ability":[28],"function":[30],"on":[31,165],"both":[32,152],"clock":[33,64],"edges.":[34],"DET-FF":[35],"(Dual":[36],"Edge":[37,59],"Triggered":[38],"Flip-Flop)":[39],"can":[40],"lower":[41],"dissipation":[44],"synchronous":[46],"logic":[47],"circuits":[48],"by":[49,115],"achieving":[50],"same":[52],"data":[53],"rate":[54],"as":[55],"SET":[56,75],"(Single":[58],"Triggered)":[60],"at":[61,117,125],"half":[62],"frequency.":[65],"According":[66],"a":[68,91,118,169],"hypothesis,":[69],"DET-FFs":[70],"use":[71],"less":[72,147],"than":[74],"situations":[78],"where":[79],"glitches":[80],"infrequent;":[82],"however,":[83],"achieve":[85],"most":[87],"beneficial":[88],"design":[89],"choices,":[90],"wide":[92],"range":[93],"perceptions":[95],"is":[96,113,168],"required.":[97],"FN_C-DET,":[99],"when":[100],"supply":[102],"voltage":[103],"varies":[104],"from":[105],"0.7":[106],"V":[107],"1.2":[109],"V,":[110],"delay":[112],"reduced":[114],"66.1%":[116],"temperature":[119],"300":[121],"K":[122],"65.75%":[124],"380":[126],"K.":[127],"electronic":[130],"systems,":[131],"energy-":[132],"power-efficient":[134],"becoming":[137],"increasingly":[138],"crucial.":[139],"Systems":[140],"that":[141],"maintain":[142],"high":[143],"while":[145],"consuming":[146],"necessary":[150],"for":[151],"current":[153],"future":[155],"applications.":[156],"The":[157],"impact":[158],"temperature,":[160],"voltage,":[161],"process":[163],"fluctuations":[164],"system":[166],"significant":[170],"problem.":[171]},"counts_by_year":[],"updated_date":"2026-10-28T10:33:24.094632","created_date":"2026-02-21T00:00:00"}