{"id":"https://openalex.org/W7130645405","doi":"https://doi.org/10.1007/s00034-026-03508-3","title":"Efficient Design of Approximate Multipliers using Leading One-Bit and Recursive Approaches for Fault Tolerance in CNN Accelerators","display_name":"Efficient Design of Approximate Multipliers using Leading One-Bit and Recursive Approaches for Fault Tolerance in CNN Accelerators","publication_year":2026,"publication_date":"2026-02-20","ids":{"openalex":"https://openalex.org/W7130645405","doi":"https://doi.org/10.1007/s00034-026-03508-3"},"language":"en","primary_location":{"id":"doi:10.1007/s00034-026-03508-3","doi":"https://doi.org/10.1007/s00034-026-03508-3","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s00034-026-03508-3","pdf_url":null,"source":{"id":"https://openalex.org/S20109229","display_name":"Circuits Systems and Signal Processing","issn_l":"0278-081X","issn":["0278-081X","1531-5878"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","dongbi-d","jufo-1","norway-1","poland-70","russia-white-list-2"],"host_organization":"https://openalex.org/P4310320186","host_organization_name":"Birkh\u00e4user","host_organization_lineage":["https://openalex.org/P4310320186","https://openalex.org/P4310319900"],"host_organization_lineage_names":["Birkh\u00e4user","Springer Science+Business Media"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Circuits, Systems, and Signal Processing","raw_type":"journal-article"},"volume":null,"type":"article","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5063400085","display_name":"Emandi Jagadeeswara Rao","orcid":"https://orcid.org/0000-0003-3098-3872","observed_orcids":["https://orcid.org/0000-0003-3098-3872"]},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"E. Jagadeeswara Rao","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Gayatri Vidya Parishad College of Engineering, Visakhapatnam, Andhra Pradesh, India"],"raw_orcid":"https://orcid.org/0000-0003-3098-3872","affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Gayatri Vidya Parishad College of Engineering, Visakhapatnam, Andhra Pradesh, India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048274638","display_name":"Akurathi Gangadhar","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I142809039","display_name":"Jawaharlal Nehru Technological University, Kakinada","ror":"https://ror.org/05s9t8c95","country_code":"IN","type":"education","lineage":["https://openalex.org/I142809039"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Akurathi Gangadhar","raw_affiliation_strings":["Department of Electronics and Communication Engineering, UCEN JNTUK Narasaraopet, Narasaraopet, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, UCEN JNTUK Narasaraopet, Narasaraopet, India","institution_ids":["https://openalex.org/I142809039"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101442798","display_name":"Mamidipaka Hema","orcid":"https://orcid.org/0000-0001-6712-062X","observed_orcids":["https://orcid.org/0000-0001-6712-062X"]},"institutions":[{"id":"https://openalex.org/I4405256783","display_name":"Jawaharlal Nehru Technological University-Gurajada, Vizianagaram","ror":"https://ror.org/04hd1a463","country_code":"IN","type":"education","lineage":["https://openalex.org/I4405256783"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Mamidipaka Hema","raw_affiliation_strings":["Department of Electronics and Communication Engineering, JNTU-GV, College of Engineering Vizianagaram, Vizianagaram, Andhra Pradesh, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, JNTU-GV, College of Engineering Vizianagaram, Vizianagaram, Andhra Pradesh, India","institution_ids":["https://openalex.org/I4405256783"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5126448396","display_name":"K. V. Ramana Rao","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"K. V. Ramana Rao","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Dr. Lankapalli Bullayya College of Engineering, Visakhapatnam, Andhra Pradesh, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Dr. Lankapalli Bullayya College of Engineering, Visakhapatnam, Andhra Pradesh, India","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5126491547","display_name":"Jahed Khan","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Jahed Khan","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Gayatri Vidya Parishad College of Engineering, Visakhapatnam, Andhra Pradesh, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Gayatri Vidya Parishad College of Engineering, Visakhapatnam, Andhra Pradesh, India","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5063400085"],"corresponding_institution_ids":[],"apc_list":{"value":3190,"currency":"USD","value_usd":3190},"apc_paid":null,"fwci":1.3369,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.73875876,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":"45","issue":"9","first_page":"7252","last_page":"7274"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":9.999999747378752e-05,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/approximate-multipliers","display_name":"approximate multipliers","score":0.9520000219345093},{"id":"https://openalex.org/keywords/cnn-accelerator","display_name":"CNN accelerator","score":0.7549999952316284},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"fault tolerance","score":0.9800000190734863},{"id":"https://openalex.org/keywords/approximate-computing","display_name":"approximate computing","score":0.8619999885559082},{"id":"https://openalex.org/keywords/low-power-hardware-design","display_name":"low-power hardware design","score":0.722000002861023}],"concepts":[{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.777899980545044},{"id":"https://openalex.org/C55526617","wikidata":"https://www.wikidata.org/wiki/Q719375","display_name":"Operand","level":2,"score":0.7404999732971191},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7042999863624573},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.6237999796867371},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.6176000237464905},{"id":"https://openalex.org/C81363708","wikidata":"https://www.wikidata.org/wiki/Q17084460","display_name":"Convolutional neural network","level":2,"score":0.48170000314712524},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4758000075817108},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.4699000120162964},{"id":"https://openalex.org/C3770464","wikidata":"https://www.wikidata.org/wiki/Q775963","display_name":"Smoothing","level":2,"score":0.46129998564720154},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.45829999446868896},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.41040000319480896},{"id":"https://openalex.org/C2780971903","wikidata":"https://www.wikidata.org/wiki/Q2933705","display_name":"Stochastic computing","level":3,"score":0.40619999170303345},{"id":"https://openalex.org/C41608201","wikidata":"https://www.wikidata.org/wiki/Q980509","display_name":"Embedding","level":2,"score":0.3930000066757202},{"id":"https://openalex.org/C179799912","wikidata":"https://www.wikidata.org/wiki/Q205084","display_name":"Computational complexity theory","level":2,"score":0.3783000111579895},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.34599998593330383},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.31850001215934753},{"id":"https://openalex.org/C2780586882","wikidata":"https://www.wikidata.org/wiki/Q7520643","display_name":"Simple (philosophy)","level":2,"score":0.30300000309944153},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.301800012588501},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.29980000853538513},{"id":"https://openalex.org/C2777125575","wikidata":"https://www.wikidata.org/wiki/Q14088448","display_name":"Cadence","level":2,"score":0.2953000068664551},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2752000093460083},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.25870001316070557},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.2540999948978424},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.2526000142097473}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/s00034-026-03508-3","doi":"https://doi.org/10.1007/s00034-026-03508-3","is_oa":false,"landing_page_url":"https://doi.org/10.1007/s00034-026-03508-3","pdf_url":null,"source":{"id":"https://openalex.org/S20109229","display_name":"Circuits Systems and Signal Processing","issn_l":"0278-081X","issn":["0278-081X","1531-5878"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","dongbi-d","jufo-1","norway-1","poland-70","russia-white-list-2"],"host_organization":"https://openalex.org/P4310320186","host_organization_name":"Birkh\u00e4user","host_organization_lineage":["https://openalex.org/P4310320186","https://openalex.org/P4310319900"],"host_organization_lineage_names":["Birkh\u00e4user","Springer Science+Business Media"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Circuits, Systems, and Signal Processing","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":44,"referenced_works":["https://openalex.org/W2020217519","https://openalex.org/W2030922317","https://openalex.org/W2038820710","https://openalex.org/W2057434193","https://openalex.org/W2065359960","https://openalex.org/W2109884165","https://openalex.org/W2133665775","https://openalex.org/W2141388876","https://openalex.org/W2158817289","https://openalex.org/W2167872527","https://openalex.org/W2295033587","https://openalex.org/W2497368240","https://openalex.org/W2559460803","https://openalex.org/W2567480418","https://openalex.org/W2606856030","https://openalex.org/W2765809286","https://openalex.org/W2890255203","https://openalex.org/W2914247084","https://openalex.org/W2982672337","https://openalex.org/W2985336152","https://openalex.org/W3012268382","https://openalex.org/W3021587158","https://openalex.org/W3026977650","https://openalex.org/W3107464732","https://openalex.org/W3118409004","https://openalex.org/W3121119168","https://openalex.org/W3154788416","https://openalex.org/W3164500709","https://openalex.org/W4244802472","https://openalex.org/W4249697915","https://openalex.org/W4281709002","https://openalex.org/W4291653573","https://openalex.org/W4312744061","https://openalex.org/W4312746197","https://openalex.org/W4319878806","https://openalex.org/W4323345742","https://openalex.org/W4327662570","https://openalex.org/W4381514868","https://openalex.org/W4382448925","https://openalex.org/W4401246482","https://openalex.org/W4403635756","https://openalex.org/W4404437682","https://openalex.org/W4405838333","https://openalex.org/W4412536657"],"related_works":["https://openalex.org/W7163818451","https://openalex.org/W7222442758","https://openalex.org/W7117562663","https://openalex.org/W4401568751","https://openalex.org/W4381988436","https://openalex.org/W3026977650","https://openalex.org/W7163579668","https://openalex.org/W4390097735","https://openalex.org/W7170092382","https://openalex.org/W7201870679"],"abstract_inverted_index":null,"counts_by_year":[{"year":2026,"cited_by_count":1}],"updated_date":"2026-10-19T09:35:57.686232","created_date":"2026-02-20T00:00:00"}