{"id":"https://openalex.org/W7128961589","doi":"https://doi.org/10.5281/zenodo.18649813","title":"Dise\u00f1o y Validaci\u00f3n de ASIC para Comunicaci\u00f3n UART y Control de Dispositivos MEMS","display_name":"Dise\u00f1o y Validaci\u00f3n de ASIC para Comunicaci\u00f3n UART y Control de Dispositivos MEMS","publication_year":2026,"publication_date":"2026-02-15","ids":{"openalex":"https://openalex.org/W7128961589","doi":"https://doi.org/10.5281/zenodo.18649813"},"language":"es","primary_location":{"id":"doi:10.5281/zenodo.18649813","doi":"https://doi.org/10.5281/zenodo.18649813","is_oa":true,"landing_page_url":"https://doi.org/10.5281/zenodo.18649813","pdf_url":null,"source":{"id":"https://openalex.org/S4306400562","display_name":"Zenodo (CERN European Organization for Nuclear Research)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I67311998","host_organization_name":"European Organization for Nuclear Research","host_organization_lineage":["https://openalex.org/I67311998"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"article-journal"},"volume":null,"type":"article","is_traditional":true,"indexed_in":["datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://doi.org/10.5281/zenodo.18649813","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5126047823","display_name":"Diego Bouche","orcid":"https://orcid.org/0009-0006-4640-4600","observed_orcids":["https://orcid.org/0009-0006-4640-4600"]},"institutions":[{"id":"https://openalex.org/I86831216","display_name":"Universidad Tecnol\u00f3gica de Panam\u00e1","ror":"https://ror.org/030ve2c48","country_code":"PA","type":"education","lineage":["https://openalex.org/I86831216"]}],"countries":["PA"],"is_corresponding":false,"raw_author_name":"Bouche, Diego","raw_affiliation_strings":["Grupo de Investigaci\u00f3n\u00f3n en Tecnolog\u00edas Avanzadas de Telecomunicaci\u00f3n y Procesamiento de Se\u00f1ales (GITTS), Universidad Tecnol\u00f3gica de Panam\u00e1, Panam\u00e1","Centro de Estudios Multidisciplinarios en Ciencias, Ingenier\u00eda y Tecnolog\u00eda AIP (CEMCIT-AIP), Universidad Tecnol\u00f3gica de Panam\u00e1, Panam\u00e1"],"raw_orcid":"https://orcid.org/0009-0006-4640-4600","affiliations":[{"raw_affiliation_string":"Grupo de Investigaci\u00f3n\u00f3n en Tecnolog\u00edas Avanzadas de Telecomunicaci\u00f3n y Procesamiento de Se\u00f1ales (GITTS), Universidad Tecnol\u00f3gica de Panam\u00e1, Panam\u00e1","institution_ids":["https://openalex.org/I86831216"]},{"raw_affiliation_string":"Centro de Estudios Multidisciplinarios en Ciencias, Ingenier\u00eda y Tecnolog\u00eda AIP (CEMCIT-AIP), Universidad Tecnol\u00f3gica de Panam\u00e1, Panam\u00e1","institution_ids":["https://openalex.org/I86831216"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5126048902","display_name":"Edwin Acevedo","orcid":"https://orcid.org/0009-0004-6553-8466","observed_orcids":["https://orcid.org/0009-0004-6553-8466"]},"institutions":[{"id":"https://openalex.org/I86831216","display_name":"Universidad Tecnol\u00f3gica de Panam\u00e1","ror":"https://ror.org/030ve2c48","country_code":"PA","type":"education","lineage":["https://openalex.org/I86831216"]}],"countries":["PA"],"is_corresponding":false,"raw_author_name":"Acevedo, Edwin","raw_affiliation_strings":["Grupo de Investigaci\u00f3n\u00f3n en Tecnolog\u00edas Avanzadas de Telecomunicaci\u00f3n y Procesamiento de Se\u00f1ales (GITTS), Universidad Tecnol\u00f3gica de Panam\u00e1, Panam\u00e1","Centro de Estudios Multidisciplinarios en Ciencias, Ingenier\u00eda y Tecnolog\u00eda AIP (CEMCIT-AIP), Universidad Tecnol\u00f3gica de Panam\u00e1, Panam\u00e1"],"raw_orcid":"https://orcid.org/0009-0004-6553-8466","affiliations":[{"raw_affiliation_string":"Grupo de Investigaci\u00f3n\u00f3n en Tecnolog\u00edas Avanzadas de Telecomunicaci\u00f3n y Procesamiento de Se\u00f1ales (GITTS), Universidad Tecnol\u00f3gica de Panam\u00e1, Panam\u00e1","institution_ids":["https://openalex.org/I86831216"]},{"raw_affiliation_string":"Centro de Estudios Multidisciplinarios en Ciencias, Ingenier\u00eda y Tecnolog\u00eda AIP (CEMCIT-AIP), Universidad Tecnol\u00f3gica de Panam\u00e1, Panam\u00e1","institution_ids":["https://openalex.org/I86831216"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112224101","display_name":"Mayte\u00e9 Zambrano","orcid":"https://orcid.org/0000-0001-9128-3920","observed_orcids":["https://orcid.org/0000-0001-9128-3920"]},"institutions":[{"id":"https://openalex.org/I86831216","display_name":"Universidad Tecnol\u00f3gica de Panam\u00e1","ror":"https://ror.org/030ve2c48","country_code":"PA","type":"education","lineage":["https://openalex.org/I86831216"]}],"countries":["PA"],"is_corresponding":false,"raw_author_name":"Zambrano-Nunez, Maytee","raw_affiliation_strings":["Grupo de Investigaci\u00f3n\u00f3n en Tecnolog\u00edas Avanzadas de Telecomunicaci\u00f3n y Procesamiento de Se\u00f1ales (GITTS), Universidad Tecnol\u00f3gica de Panam\u00e1, Panam\u00e1","Centro de Estudios Multidisciplinarios en Ciencias, Ingenier\u00eda y Tecnolog\u00eda AIP (CEMCIT-AIP), Universidad Tecnol\u00f3gica de Panam\u00e1, Panam\u00e1"],"raw_orcid":"https://orcid.org/0000-0001-9128-3920","affiliations":[{"raw_affiliation_string":"Grupo de Investigaci\u00f3n\u00f3n en Tecnolog\u00edas Avanzadas de Telecomunicaci\u00f3n y Procesamiento de Se\u00f1ales (GITTS), Universidad Tecnol\u00f3gica de Panam\u00e1, Panam\u00e1","institution_ids":["https://openalex.org/I86831216"]},{"raw_affiliation_string":"Centro de Estudios Multidisciplinarios en Ciencias, Ingenier\u00eda y Tecnolog\u00eda AIP (CEMCIT-AIP), Universidad Tecnol\u00f3gica de Panam\u00e1, Panam\u00e1","institution_ids":["https://openalex.org/I86831216"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004206397","display_name":"Fernando X. Arias","orcid":"https://orcid.org/0000-0002-0269-4961","observed_orcids":["https://orcid.org/0000-0002-0269-4961"]},"institutions":[{"id":"https://openalex.org/I86831216","display_name":"Universidad Tecnol\u00f3gica de Panam\u00e1","ror":"https://ror.org/030ve2c48","country_code":"PA","type":"education","lineage":["https://openalex.org/I86831216"]}],"countries":["PA"],"is_corresponding":false,"raw_author_name":"Arias, Fernando","raw_affiliation_strings":["Grupo de Investigaci\u00f3n\u00f3n en Tecnolog\u00edas Avanzadas de Telecomunicaci\u00f3n y Procesamiento de Se\u00f1ales (GITTS), Universidad Tecnol\u00f3gica de Panam\u00e1, Panam\u00e1","Centro de Estudios Multidisciplinarios en Ciencias, Ingenier\u00eda y Tecnolog\u00eda AIP (CEMCIT-AIP), Universidad Tecnol\u00f3gica de Panam\u00e1, Panam\u00e1"],"raw_orcid":"https://orcid.org/0000-0002-0269-4961","affiliations":[{"raw_affiliation_string":"Grupo de Investigaci\u00f3n\u00f3n en Tecnolog\u00edas Avanzadas de Telecomunicaci\u00f3n y Procesamiento de Se\u00f1ales (GITTS), Universidad Tecnol\u00f3gica de Panam\u00e1, Panam\u00e1","institution_ids":["https://openalex.org/I86831216"]},{"raw_affiliation_string":"Centro de Estudios Multidisciplinarios en Ciencias, Ingenier\u00eda y Tecnolog\u00eda AIP (CEMCIT-AIP), Universidad Tecnol\u00f3gica de Panam\u00e1, Panam\u00e1","institution_ids":["https://openalex.org/I86831216"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052752109","display_name":"Edson S. Galagarza","orcid":"https://orcid.org/0000-0002-9586-5992","observed_orcids":["https://orcid.org/0000-0002-9586-5992"]},"institutions":[{"id":"https://openalex.org/I86831216","display_name":"Universidad Tecnol\u00f3gica de Panam\u00e1","ror":"https://ror.org/030ve2c48","country_code":"PA","type":"education","lineage":["https://openalex.org/I86831216"]}],"countries":["PA"],"is_corresponding":false,"raw_author_name":"Galagarza, Edson","raw_affiliation_strings":["Grupo de Investigaci\u00f3n\u00f3n en Tecnolog\u00edas Avanzadas de Telecomunicaci\u00f3n y Procesamiento de Se\u00f1ales (GITTS), Universidad Tecnol\u00f3gica de Panam\u00e1, Panam\u00e1"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Grupo de Investigaci\u00f3n\u00f3n en Tecnolog\u00edas Avanzadas de Telecomunicaci\u00f3n y Procesamiento de Se\u00f1ales (GITTS), Universidad Tecnol\u00f3gica de Panam\u00e1, Panam\u00e1","institution_ids":["https://openalex.org/I86831216"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I86831216"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.9320999979972839,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.9320999979972839,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.031599998474121094,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.024000000208616257,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asic-design","display_name":"ASIC design","score":0.7950000166893005},{"id":"https://openalex.org/keywords/spectrometer-control","display_name":"spectrometer control","score":0.6129999756813049},{"id":"https://openalex.org/keywords/fpga-prototyping","display_name":"FPGA prototyping","score":0.6949999928474426},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.6539999842643738},{"id":"https://openalex.org/keywords/openlane","display_name":"OpenLane","score":0.7839999794960022},{"id":"https://openalex.org/keywords/logic-design","display_name":"digital circuit design","score":0.4129999876022339},{"id":"https://openalex.org/keywords/power-optimization","display_name":"power optimization","score":0.4699999988079071},{"id":"https://openalex.org/keywords/layout","display_name":"layout","score":0.5189999938011169}],"concepts":[{"id":"https://openalex.org/C161911788","wikidata":"https://www.wikidata.org/wiki/Q190157","display_name":"Universal asynchronous receiver/transmitter","level":3,"score":0.8091999888420105},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4702000021934509},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.37380000948905945},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.3264999985694885},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3027999997138977},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2847000062465668},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.2718999981880188},{"id":"https://openalex.org/C17500928","wikidata":"https://www.wikidata.org/wiki/Q959968","display_name":"Control system","level":2,"score":0.27129998803138733},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.257099986076355},{"id":"https://openalex.org/C173018170","wikidata":"https://www.wikidata.org/wiki/Q165678","display_name":"Microcontroller","level":2,"score":0.25600001215934753}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.5281/zenodo.18649813","doi":"https://doi.org/10.5281/zenodo.18649813","is_oa":true,"landing_page_url":"https://doi.org/10.5281/zenodo.18649813","pdf_url":null,"source":{"id":"https://openalex.org/S4306400562","display_name":"Zenodo (CERN European Organization for Nuclear Research)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I67311998","host_organization_name":"European Organization for Nuclear Research","host_organization_lineage":["https://openalex.org/I67311998"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"article-journal"},{"id":"doi:10.5281/zenodo.18649814","doi":"https://doi.org/10.5281/zenodo.18649814","is_oa":true,"landing_page_url":"https://doi.org/10.5281/zenodo.18649814","pdf_url":null,"source":{"id":"https://openalex.org/S4306400562","display_name":"Zenodo (CERN European Organization for Nuclear Research)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I67311998","host_organization_name":"European Organization for Nuclear Research","host_organization_lineage":["https://openalex.org/I67311998"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"article-journal"}],"best_oa_location":{"id":"doi:10.5281/zenodo.18649813","doi":"https://doi.org/10.5281/zenodo.18649813","is_oa":true,"landing_page_url":"https://doi.org/10.5281/zenodo.18649813","pdf_url":null,"source":{"id":"https://openalex.org/S4306400562","display_name":"Zenodo (CERN European Organization for Nuclear Research)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I67311998","host_organization_name":"European Organization for Nuclear Research","host_organization_lineage":["https://openalex.org/I67311998"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"article-journal"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5378999710083008}],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W7036025580","https://openalex.org/W2374020931","https://openalex.org/W4391769085","https://openalex.org/W7149217372","https://openalex.org/W7161945050","https://openalex.org/W7162318172","https://openalex.org/W2185427649","https://openalex.org/W1968022045","https://openalex.org/W7036070426","https://openalex.org/W2387987163"],"abstract_inverted_index":{"Este":[0],"trabajo":[1],"presenta":[2],"el":[3,42,96],"dise\u00f1o":[4,100],"y":[5,17,24,51,78,130],"validaci\u00f3n":[6],"de":[7,19,30,35,54,71,84,89,99,104,133],"un":[8,25,47,52,74,110,125,131],"n\u00facleo":[9],"digital":[10],"para":[11,45,108],"comunicaci\u00f3n":[12],"UART":[13,49],"orientado":[14],"al":[15,86],"control":[16],"sincronizaci\u00f3n":[18],"dispositivos":[20],"MEMS":[21],"(Sistemas":[22],"Microelectromec\u00e1nicos)":[23],"espectr\u00f3metro,":[26],"estableciendo":[27],"una":[28,61],"ruta":[29],"migraci\u00f3n":[31],"hacia":[32],"circuitos":[33],"integrados":[34,58],"aplicaci\u00f3n":[36],"espec\u00edfica":[37],"(ASIC).":[38],"La":[39],"metodolog\u00eda":[40],"emple\u00f3":[41],"lenguaje":[43],"Verilog":[44],"implementar":[46],"controlador":[48],"8N1":[50],"m\u00f3dulo":[53],"disparos":[55],"TTL":[56],"parametrizable,":[57],"inicialmente":[59],"en":[60,76,92,140],"FPGA":[62],"Tang":[63],"Nano":[64],"9K.":[65],"El":[66],"sistema":[67],"permite":[68],"la":[69,80,90,102,119],"secuenciaci\u00f3n":[70],"comandos":[72],"mediante":[73,101],"script":[75],"Python":[77],"asegura":[79],"fiabilidad":[81],"con":[82,113,127],"acuse":[83],"recibo":[85],"host.":[87],"Adem\u00e1s":[88],"verificaci\u00f3n":[91,114],"Vivado,":[93],"se":[94],"ejecut\u00f3":[95],"flujo":[97],"f\u00edsico":[98],"herramienta":[103],"c\u00f3digo":[105],"abierto":[106],"OpenLane":[107],"generar":[109],"prototipo":[111],"ASIC":[112],"DRC/LVS.":[115],"Los":[116],"resultados":[117],"demuestran":[118],"viabilidad":[120],"t\u00e9cnica":[121],"del":[122],"dise\u00f1o,":[123],"logrando":[124],"layout":[126],"1974":[128],"celdas":[129],"consumo":[132],"potencia":[134],"optimizado,":[135],"facilitando":[136],"su":[137],"futura":[138],"implementaci\u00f3n":[139],"silicio.":[141]},"counts_by_year":[],"updated_date":"2026-11-05T12:25:35.769452","created_date":"2026-02-16T00:00:00"}