{"id":"https://openalex.org/W7128316610","doi":"https://doi.org/10.1109/tcsi.2026.3659515","title":"Two Low $Delay$ and Low $E$$_{$t$}$ Level Shifters With All-MOS Charge Pump and Feedback Control for High-Accuracy Sensor Applications","display_name":"Two Low $Delay$ and Low $E$$_{$t$}$ Level Shifters With All-MOS Charge Pump and Feedback Control for High-Accuracy Sensor Applications","publication_year":2026,"publication_date":"2026-02-06","ids":{"openalex":"https://openalex.org/W7128316610","doi":"https://doi.org/10.1109/tcsi.2026.3659515"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2026.3659515","doi":"https://doi.org/10.1109/tcsi.2026.3659515","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2026.3659515","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["anvur-scientific","ccf-c","cwts-core","dongbi-b","jufo-2","norway-2","poland-140","russia-white-list-1","vabb-shw"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"parent_works":[],"lineage":["https://openalex.org/W7128316610"],"child_works_count":0,"type":"article","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035904638","display_name":"Quanzhen Duan","orcid":"https://orcid.org/0000-0003-0236-3019","observed_orcids":["https://orcid.org/0000-0003-0236-3019"]},"institutions":[{"id":"https://openalex.org/I157773358","display_name":"Sun Yat-sen University","ror":"https://ror.org/0064kty71","country_code":"CN","type":"education","lineage":["https://openalex.org/I157773358"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Quanzhen Duan","raw_affiliation_strings":["School of Integrated Circuits, Sun Yat-Sen University, Shenzhen Campus, Shenzhen, China"],"raw_orcid":"https://orcid.org/0000-0003-0236-3019","affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Sun Yat-Sen University, Shenzhen Campus, Shenzhen, China","institution_ids":["https://openalex.org/I157773358"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5146776926","display_name":"Shunqing Hu","orcid":"https://orcid.org/0009-0007-2723-4359","observed_orcids":["https://orcid.org/0009-0007-2723-4359"]},"institutions":[{"id":"https://openalex.org/I157773358","display_name":"Sun Yat-sen University","ror":"https://ror.org/0064kty71","country_code":"CN","type":"education","lineage":["https://openalex.org/I157773358"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shunqing Hu","raw_affiliation_strings":["School of Integrated Circuits, Sun Yat-Sen University, Shenzhen Campus, Shenzhen, China"],"raw_orcid":"https://orcid.org/0009-0007-2723-4359","affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Sun Yat-Sen University, Shenzhen Campus, Shenzhen, China","institution_ids":["https://openalex.org/I157773358"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5125354035","display_name":"Qinglun Chen","orcid":"https://orcid.org/0009-0000-6905-8196","observed_orcids":["https://orcid.org/0009-0000-6905-8196"]},"institutions":[{"id":"https://openalex.org/I157773358","display_name":"Sun Yat-sen University","ror":"https://ror.org/0064kty71","country_code":"CN","type":"education","lineage":["https://openalex.org/I157773358"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qinglun Chen","raw_affiliation_strings":["School of Integrated Circuits, Sun Yat-Sen University, Shenzhen Campus, Shenzhen, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Sun Yat-Sen University, Shenzhen Campus, Shenzhen, China","institution_ids":["https://openalex.org/I157773358"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001685886","display_name":"Yuhua Liang","orcid":"https://orcid.org/0000-0003-1240-2878","observed_orcids":["https://orcid.org/0000-0003-1240-2878"]},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yuhua Liang","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits, Xidian University, Xi\u2019an, China"],"raw_orcid":"https://orcid.org/0000-0003-1240-2878","affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits, Xidian University, Xi\u2019an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079283578","display_name":"Roc Berenguer","orcid":"https://orcid.org/0000-0003-0313-7152","observed_orcids":["https://orcid.org/0000-0003-0313-7152"]},"institutions":[{"id":"https://openalex.org/I88155538","display_name":"Universidad de Navarra","ror":"https://ror.org/02rxc7m23","country_code":"ES","type":"education","lineage":["https://openalex.org/I88155538"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Roc Berenguer","raw_affiliation_strings":["Tecnun School of Engineering, University of Navarra, San Sebasti\u00e1n, Spain"],"raw_orcid":"https://orcid.org/0000-0003-0313-7152","affiliations":[{"raw_affiliation_string":"Tecnun School of Engineering, University of Navarra, San Sebasti\u00e1n, Spain","institution_ids":["https://openalex.org/I88155538"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100589296","display_name":"Yuemin Ding","orcid":"https://orcid.org/0000-0001-7697-2197","observed_orcids":["https://orcid.org/0000-0001-7697-2197"]},"institutions":[{"id":"https://openalex.org/I88155538","display_name":"Universidad de Navarra","ror":"https://ror.org/02rxc7m23","country_code":"ES","type":"education","lineage":["https://openalex.org/I88155538"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Yuemin Ding","raw_affiliation_strings":["Tecnun School of Engineering, University of Navarra, San Sebasti\u00e1n, Spain"],"raw_orcid":"https://orcid.org/0000-0001-7697-2197","affiliations":[{"raw_affiliation_string":"Tecnun School of Engineering, University of Navarra, San Sebasti\u00e1n, Spain","institution_ids":["https://openalex.org/I88155538"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":2645,"currency":"USD","value_usd":2645},"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"73","issue":"7","first_page":"4597","last_page":"4606"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9951000213623047,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9951000213623047,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.002199999988079071,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.0010000000474974513,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/level-shifter","display_name":"level shifter","score":0.9129999876022339},{"id":"https://openalex.org/keywords/low-latency","display_name":"low latency","score":0.5389999747276306},{"id":"https://openalex.org/keywords/low-energy","display_name":"low energy","score":0.7020000219345093},{"id":"https://openalex.org/keywords/feedback-control","display_name":"feedback control","score":0.9879999756813049},{"id":"https://openalex.org/keywords/analog-to-digital-converter","display_name":"analog-to-digital converter","score":0.5590000152587891},{"id":"https://openalex.org/keywords/low-voltage-circuits","display_name":"low-voltage circuits","score":0.4000000059604645}],"concepts":[{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.4846999943256378},{"id":"https://openalex.org/C3018651601","wikidata":"https://www.wikidata.org/wiki/Q183635","display_name":"Feedback control","level":2,"score":0.47510001063346863},{"id":"https://openalex.org/C2777681924","wikidata":"https://www.wikidata.org/wiki/Q5074262","display_name":"Charge control","level":4,"score":0.4668999910354614},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.45329999923706055},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.44190001487731934},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4205999970436096},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.4002000093460083},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.35690000653266907},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.35040000081062317},{"id":"https://openalex.org/C17500928","wikidata":"https://www.wikidata.org/wiki/Q959968","display_name":"Control system","level":2,"score":0.34459999203681946},{"id":"https://openalex.org/C186886427","wikidata":"https://www.wikidata.org/wiki/Q5441213","display_name":"Feedback loop","level":2,"score":0.3434000015258789},{"id":"https://openalex.org/C114825011","wikidata":"https://www.wikidata.org/wiki/Q440704","display_name":"Charge pump","level":4,"score":0.33880001306533813},{"id":"https://openalex.org/C108811297","wikidata":"https://www.wikidata.org/wiki/Q214518","display_name":"Admittance","level":3,"score":0.33090001344680786},{"id":"https://openalex.org/C8590192","wikidata":"https://www.wikidata.org/wiki/Q1054694","display_name":"Frequency response","level":2,"score":0.326200008392334},{"id":"https://openalex.org/C188082385","wikidata":"https://www.wikidata.org/wiki/Q73792","display_name":"Charge (physics)","level":2,"score":0.3237999975681305},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.32190001010894775},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.32089999318122864},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.31049999594688416},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.30559998750686646},{"id":"https://openalex.org/C25915539","wikidata":"https://www.wikidata.org/wiki/Q220786","display_name":"Automatic frequency control","level":2,"score":0.295199990272522},{"id":"https://openalex.org/C93586867","wikidata":"https://www.wikidata.org/wiki/Q62527","display_name":"Negative feedback","level":3,"score":0.2816999852657318},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.27880001068115234},{"id":"https://openalex.org/C3018623182","wikidata":"https://www.wikidata.org/wiki/Q154021","display_name":"Output feedback","level":3,"score":0.2750000059604645},{"id":"https://openalex.org/C11930861","wikidata":"https://www.wikidata.org/wiki/Q181417","display_name":"Frequency modulation","level":3,"score":0.27239999175071716},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.2678999900817871},{"id":"https://openalex.org/C187725362","wikidata":"https://www.wikidata.org/wiki/Q830521","display_name":"Q factor","level":3,"score":0.26269999146461487},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.2614000141620636},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.25369998812675476},{"id":"https://openalex.org/C51297928","wikidata":"https://www.wikidata.org/wiki/Q7001207","display_name":"Network synthesis filters","level":2,"score":0.2522999942302704},{"id":"https://openalex.org/C17829176","wikidata":"https://www.wikidata.org/wiki/Q179043","display_name":"Electrical impedance","level":2,"score":0.25189998745918274}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2026.3659515","doi":"https://doi.org/10.1109/tcsi.2026.3659515","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2026.3659515","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["anvur-scientific","ccf-c","cwts-core","dongbi-b","jufo-2","norway-2","poland-140","russia-white-list-1","vabb-shw"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[{"id":"https://openalex.org/G1297253614","display_name":null,"funder_award_id":"202206193000001","funder_id":"https://openalex.org/F4320336736","funder_display_name":"Chengdu Science and Technology Program"},{"id":"https://openalex.org/G31865706","display_name":null,"funder_award_id":"GJHZ20220913142402004","funder_id":"https://openalex.org/F4320336736","funder_display_name":"Chengdu Science and Technology Program"},{"id":"https://openalex.org/G4846534505","display_name":null,"funder_award_id":"20220818153719001","funder_id":"https://openalex.org/F4320336736","funder_display_name":"Chengdu Science and Technology Program"}],"funders":[{"id":"https://openalex.org/F4320336736","display_name":"Chengdu Science and Technology Program","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1965484872","https://openalex.org/W2152583886","https://openalex.org/W2160587789","https://openalex.org/W2766325655","https://openalex.org/W2789272543","https://openalex.org/W2892708117","https://openalex.org/W3011715584","https://openalex.org/W3047663935","https://openalex.org/W3094869036","https://openalex.org/W3096210787","https://openalex.org/W4313036721","https://openalex.org/W4316661096","https://openalex.org/W4367277112","https://openalex.org/W4387490235","https://openalex.org/W4388739343","https://openalex.org/W4413392177"],"related_works":["https://openalex.org/W7014777005","https://openalex.org/W7165132462","https://openalex.org/W2131352759","https://openalex.org/W4312377068","https://openalex.org/W2166460360","https://openalex.org/W1975453808","https://openalex.org/W1580962713","https://openalex.org/W7216124204","https://openalex.org/W2408403486","https://openalex.org/W193262875"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-11-14T11:04:58.165337","created_date":"2026-02-09T00:00:00"}