{"id":"https://openalex.org/W7127933952","doi":"https://doi.org/10.1145/3748173.3779550","title":"CODESCA: Co-Design for Spectral Clustering Acceleration","display_name":"CODESCA: Co-Design for Spectral Clustering Acceleration","publication_year":2026,"publication_date":"2026-02-05","ids":{"openalex":"https://openalex.org/W7127933952","doi":"https://doi.org/10.1145/3748173.3779550"},"language":"en","primary_location":{"id":"doi:10.1145/3748173.3779550","doi":"https://doi.org/10.1145/3748173.3779550","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3748173.3779550","pdf_url":null,"source":{"id":"https://openalex.org/S7407087960","display_name":"ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2026 ACM/SIGDA International Symposium on Field Programmable Gate Arrays","raw_type":"proceedings-article"},"volume":null,"type":"conference-abstract","is_traditional":false,"indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://doi.org/10.1145/3748173.3779550","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101942287","display_name":"Zhengyan Liu","orcid":"https://orcid.org/0000-0001-6675-0451","observed_orcids":["https://orcid.org/0000-0001-6675-0451"]},"institutions":[{"id":"https://openalex.org/I162868743","display_name":"Tianjin University","ror":"https://ror.org/012tb2g32","country_code":"CN","type":"education","lineage":["https://openalex.org/I162868743"]},{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["CN","GB"],"is_corresponding":false,"raw_author_name":"Zhengyan Liu","raw_affiliation_strings":["Tianjin University, Tianjin, China and Imperial College London, London, United Kingdom"],"raw_orcid":"https://orcid.org/0000-0001-6675-0451","affiliations":[{"raw_affiliation_string":"Tianjin University, Tianjin, China and Imperial College London, London, United Kingdom","institution_ids":["https://openalex.org/I162868743","https://openalex.org/I47508984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083303676","display_name":"Ce Guo","orcid":"https://orcid.org/0000-0002-0272-9175","observed_orcids":["https://orcid.org/0000-0002-0272-9175","https://orcid.org/0009-0007-0554-8322","https://orcid.org/0000-0002-4472-4604"]},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Ce Guo","raw_affiliation_strings":["Imperial College London, London, United Kingdom"],"raw_orcid":"https://orcid.org/0000-0002-0272-9175","affiliations":[{"raw_affiliation_string":"Imperial College London, London, United Kingdom","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5115600242","display_name":"Zehuan Zhang","orcid":"https://orcid.org/0009-0006-0607-060X","observed_orcids":["https://orcid.org/0009-0006-0607-060X"]},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Zehuan Zhang","raw_affiliation_strings":["Imperial College London, London, United Kingdom"],"raw_orcid":"https://orcid.org/0009-0006-0607-060X","affiliations":[{"raw_affiliation_string":"Imperial College London, London, United Kingdom","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5124887545","display_name":"Qiang Liu","orcid":"https://orcid.org/0000-0003-1375-0508","observed_orcids":["https://orcid.org/0000-0003-1375-0508"]},"institutions":[{"id":"https://openalex.org/I162868743","display_name":"Tianjin University","ror":"https://ror.org/012tb2g32","country_code":"CN","type":"education","lineage":["https://openalex.org/I162868743"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qiang Liu","raw_affiliation_strings":["Tianjin University, Tianjin, China"],"raw_orcid":"https://orcid.org/0000-0003-1375-0508","affiliations":[{"raw_affiliation_string":"Tianjin University, Tianjin, China","institution_ids":["https://openalex.org/I162868743"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110068140","display_name":"Wayne Luk","orcid":"https://orcid.org/0000-0002-6750-927X","observed_orcids":["https://orcid.org/0000-0002-6750-927X"]},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Wayne Luk","raw_affiliation_strings":["Imperial College, London, United Kingdom"],"raw_orcid":"https://orcid.org/0000-0002-6750-927X","affiliations":[{"raw_affiliation_string":"Imperial College, London, United Kingdom","institution_ids":["https://openalex.org/I47508984"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"186","last_page":"186"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9106000065803528,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9106000065803528,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.01720000058412552,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.012600000016391277,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/spectral-clustering","display_name":"spectral clustering","score":0.9990000128746033},{"id":"https://openalex.org/keywords/fpga-acceleration","display_name":"FPGA acceleration","score":0.8519999980926514},{"id":"https://openalex.org/keywords/co-design","display_name":"co-design","score":0.781000018119812},{"id":"https://openalex.org/keywords/energy-efficiency","display_name":"energy efficiency","score":0.5529999732971191}],"concepts":[{"id":"https://openalex.org/C73555534","wikidata":"https://www.wikidata.org/wiki/Q622825","display_name":"Cluster analysis","level":2,"score":0.6685000061988831},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.6184999942779541},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5943999886512756},{"id":"https://openalex.org/C117896860","wikidata":"https://www.wikidata.org/wiki/Q11376","display_name":"Acceleration","level":2,"score":0.5497999787330627},{"id":"https://openalex.org/C105611402","wikidata":"https://www.wikidata.org/wiki/Q2976589","display_name":"Spectral clustering","level":3,"score":0.4982999861240387},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4724000096321106},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.44749999046325684},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.4041999876499176},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.34769999980926514},{"id":"https://openalex.org/C56372850","wikidata":"https://www.wikidata.org/wiki/Q1050404","display_name":"Sparse matrix","level":3,"score":0.3273000121116638},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.31220000982284546},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.3050000071525574},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.2994000017642975},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2904999852180481},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.2865999937057495},{"id":"https://openalex.org/C159694833","wikidata":"https://www.wikidata.org/wiki/Q2321565","display_name":"Iterative method","level":2,"score":0.2750999927520752},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.2718000113964081},{"id":"https://openalex.org/C153180895","wikidata":"https://www.wikidata.org/wiki/Q7148389","display_name":"Pattern recognition (psychology)","level":2,"score":0.2680000066757202},{"id":"https://openalex.org/C193536780","wikidata":"https://www.wikidata.org/wiki/Q1513153","display_name":"Edge detection","level":4,"score":0.2671999931335449},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.26269999146461487},{"id":"https://openalex.org/C164866538","wikidata":"https://www.wikidata.org/wiki/Q367351","display_name":"Cluster (spacecraft)","level":2,"score":0.2565000057220459}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3748173.3779550","doi":"https://doi.org/10.1145/3748173.3779550","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3748173.3779550","pdf_url":null,"source":{"id":"https://openalex.org/S7407087960","display_name":"ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2026 ACM/SIGDA International Symposium on Field Programmable Gate Arrays","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/3748173.3779550","doi":"https://doi.org/10.1145/3748173.3779550","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3748173.3779550","pdf_url":null,"source":{"id":"https://openalex.org/S7407087960","display_name":"ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2026 ACM/SIGDA International Symposium on Field Programmable Gate Arrays","raw_type":"proceedings-article"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5378999710083008}],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W7164145898","https://openalex.org/W2241939386","https://openalex.org/W4200020327","https://openalex.org/W2938737185","https://openalex.org/W2291235286","https://openalex.org/W2884144908","https://openalex.org/W2157534438","https://openalex.org/W2991370896","https://openalex.org/W2973152414","https://openalex.org/W2004455575"],"abstract_inverted_index":{"Abstract:":[0],"Spectral":[1],"clustering":[2],"is":[3],"powerful":[4],"but":[5],"limited":[6],"by":[7],"O(N\u00b3)":[8],"complexity.":[9],"We":[10],"present":[11],"CODESCA,":[12],"a":[13,28],"co-design":[14],"on":[15,34],"Xilinx":[16],"VCK190.":[17],"By":[18],"offloading":[19],"sparse":[20],"graph":[21],"construction":[22],"to":[23],"the":[24],"host":[25],"and":[26,42],"utilizing":[27],"quantization-aware":[29],"block":[30],"power":[31],"iteration":[32],"engine":[33],"FPGA,":[35],"CODESCA":[36],"achieves":[37],"22\u00d7":[38],"speedup":[39],"over":[40],"CPU":[41],"9\u00d7":[43],"better":[44],"throughput-per-watt":[45],"than":[46],"RTX":[47],"3080":[48],"GPU,":[49],"enabling":[50],"efficient":[51],"edge":[52],"data":[53],"mining.":[54]},"counts_by_year":[],"updated_date":"2026-10-28T10:33:24.094632","created_date":"2026-02-07T00:00:00"}