{"id":"https://openalex.org/W7127655489","doi":"https://doi.org/10.1109/cicn67655.2025.11368149","title":"Performance Analysis of Wallace Tree Encoder Using Different Adder Circuits in 180nm Technology","display_name":"Performance Analysis of Wallace Tree Encoder Using Different Adder Circuits in 180nm Technology","publication_year":2025,"publication_date":"2025-12-20","ids":{"openalex":"https://openalex.org/W7127655489","doi":"https://doi.org/10.1109/cicn67655.2025.11368149"},"language":"en","primary_location":{"id":"doi:10.1109/cicn67655.2025.11368149","doi":"https://doi.org/10.1109/cicn67655.2025.11368149","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicn67655.2025.11368149","pdf_url":null,"source":{"id":"https://openalex.org/S4363608214","display_name":"International Conference on Computational Intelligence and Communication Networks (CICN)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE 17th International Conference on Computational Intelligence and Communication Networks (CICN)","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5157223331","display_name":"Sudeep V","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I83737708","display_name":"REVA University","ror":"https://ror.org/03gtcxd54","country_code":"IN","type":"education","lineage":["https://openalex.org/I83737708"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sudeep V","raw_affiliation_strings":["School of ECE, REVA University,Bengaluru,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of ECE, REVA University,Bengaluru,India","institution_ids":["https://openalex.org/I83737708"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011213373","display_name":"Sarfraz Hussain","orcid":"https://orcid.org/0000-0002-2585-1122","observed_orcids":["https://orcid.org/0000-0002-2585-1122"]},"institutions":[{"id":"https://openalex.org/I83737708","display_name":"REVA University","ror":"https://ror.org/03gtcxd54","country_code":"IN","type":"education","lineage":["https://openalex.org/I83737708"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sarfraz Hussain","raw_affiliation_strings":["School of ECE, REVA University,Bengaluru,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of ECE, REVA University,Bengaluru,India","institution_ids":["https://openalex.org/I83737708"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5125036000","display_name":"Dinesh Kumar","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I83737708","display_name":"REVA University","ror":"https://ror.org/03gtcxd54","country_code":"IN","type":"education","lineage":["https://openalex.org/I83737708"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Dinesh Kumar","raw_affiliation_strings":["School of ECE, REVA University,Bengaluru,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of ECE, REVA University,Bengaluru,India","institution_ids":["https://openalex.org/I83737708"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I83737708"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1206","last_page":"1210"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9945999979972839,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9945999979972839,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.0026000000070780516,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.0012000000569969416,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder-circuits","display_name":"adder circuits","score":0.8360000252723694},{"id":"https://openalex.org/keywords/hybrid-adder","display_name":"hybrid adder","score":0.996999979019165},{"id":"https://openalex.org/keywords/power-delay-product","display_name":"power-delay product","score":0.9319999814033508},{"id":"https://openalex.org/keywords/0-18-mum-cmos","display_name":"0.18 \u03bcm CMOS","score":0.7850000262260437},{"id":"https://openalex.org/keywords/logic-design","display_name":"digital circuit design","score":0.49399998784065247}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.961899995803833},{"id":"https://openalex.org/C118505674","wikidata":"https://www.wikidata.org/wiki/Q42586063","display_name":"Encoder","level":2,"score":0.730400025844574},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.680899977684021},{"id":"https://openalex.org/C3227080","wikidata":"https://www.wikidata.org/wiki/Q5046770","display_name":"Carry-save adder","level":4,"score":0.5738000273704529},{"id":"https://openalex.org/C113174947","wikidata":"https://www.wikidata.org/wiki/Q2859736","display_name":"Tree (set theory)","level":2,"score":0.4749999940395355},{"id":"https://openalex.org/C116206932","wikidata":"https://www.wikidata.org/wiki/Q7454686","display_name":"Serial binary adder","level":4,"score":0.4740999937057495},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.41690000891685486},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.40549999475479126},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.39320001006126404},{"id":"https://openalex.org/C2776391166","wikidata":"https://www.wikidata.org/wiki/Q7236873","display_name":"Power\u2013delay product","level":4,"score":0.3240000009536743},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.31839999556541443},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.31060001254081726},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.29899999499320984},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.27959999442100525},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.26829999685287476},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.2637999951839447},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.26170000433921814}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cicn67655.2025.11368149","doi":"https://doi.org/10.1109/cicn67655.2025.11368149","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicn67655.2025.11368149","pdf_url":null,"source":{"id":"https://openalex.org/S4363608214","display_name":"International Conference on Computational Intelligence and Communication Networks (CICN)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE 17th International Conference on Computational Intelligence and Communication Networks (CICN)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.428600013256073}],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W2054073940","https://openalex.org/W2307451561","https://openalex.org/W2557715222","https://openalex.org/W2765878576","https://openalex.org/W2787628687","https://openalex.org/W2789419613","https://openalex.org/W2808450564","https://openalex.org/W2905305261","https://openalex.org/W3009739727","https://openalex.org/W3020627850","https://openalex.org/W3117238550","https://openalex.org/W3138470605","https://openalex.org/W3208723030","https://openalex.org/W4212959023","https://openalex.org/W4281565585","https://openalex.org/W4385624050","https://openalex.org/W4387982679","https://openalex.org/W4403724184","https://openalex.org/W4405633488"],"related_works":["https://openalex.org/W7167013982","https://openalex.org/W3020627850","https://openalex.org/W3172066895","https://openalex.org/W3117238550","https://openalex.org/W4377019945","https://openalex.org/W2362071426","https://openalex.org/W2799049805","https://openalex.org/W7126213376","https://openalex.org/W2792007352","https://openalex.org/W2889082567"],"abstract_inverted_index":{"This":[0,72],"work":[1],"signifies":[2],"the":[3,35,63,77,106,114,118,124,141],"design":[4,20],"and":[5,30,43,55],"evaluation":[6],"of":[7,41,80],"a":[8],"high-performance":[9],"Wallace":[10,46,64,82,115,132],"Tree":[11,65],"Encoder":[12,66],"architecture":[13],"based":[14,131],"upon":[15],"different":[16,25,81],"adder":[17,26,32,59,88,104,120,130],"circuits.":[18,89],"The":[19,45,90,128],"focuses":[21],"on":[22],"systematically":[23],"exploring":[24],"circuits:$28":[27],"T$adder,$10":[28],"T$adder":[29],"hybrid":[31,119,129],"to":[33,67,75,113],"determine":[34],"most":[36],"efficient":[37],"solution":[38],"in":[39,93,96,140],"terms":[40],"delay":[42],"power.":[44],"tree":[47,83,116,133],"encoder":[48,84,122,134],"is":[49,60],"known":[50],"for":[51],"consuming":[52],"less":[53],"power":[54],"error-free":[56],"encoding.":[57],"Each":[58],"integrated":[61],"into":[62],"study":[68,73],"its":[69],"individual":[70],"impact.":[71],"aims":[74],"understand":[76],"power-delay":[78],"tradeoff":[79],"architectures":[85],"using":[86],"conventional":[87],"simulations":[91],"done":[92],"Cadence":[94],"Virtuoso":[95],"CMOS":[97],"180":[98],"nm":[99],"shows":[100,123],"that":[101],"28":[102],"T":[103],"has":[105],"least":[107,125],"PDP":[108,126],"value":[109],"whereas":[110],"when":[111],"applied":[112],"encoder,":[117],"circuit-based":[121],"value.":[127],"exhibits":[135],"more":[136],"than":[137],"50%":[138],"improvement":[139],"performance.":[142]},"counts_by_year":[],"updated_date":"2026-10-30T12:39:25.321706","created_date":"2026-02-06T00:00:00"}