{"id":"https://openalex.org/W7126469249","doi":"https://doi.org/10.1049/ell2.70519","title":"Automated Partition\u2010Based Liberty Modelling for Asynchronous Circuits","display_name":"Automated Partition\u2010Based Liberty Modelling for Asynchronous Circuits","publication_year":2026,"publication_date":"2026-01-01","ids":{"openalex":"https://openalex.org/W7126469249","doi":"https://doi.org/10.1049/ell2.70519"},"language":"en","primary_location":{"id":"doi:10.1049/ell2.70519","doi":"https://doi.org/10.1049/ell2.70519","is_oa":true,"landing_page_url":"https://doi.org/10.1049/ell2.70519","pdf_url":"https://onlinelibrary.wiley.com/doi/pdfdirect/10.1049/ell2.70519","source":{"id":"https://openalex.org/S149016011","display_name":"Electronics Letters","issn_l":"0013-5194","issn":["0013-5194","1350-911X"],"is_oa":true,"is_in_doaj":true,"is_core":true,"listed_in":["cwts-core","doaj","dongbi-d","jufo-1","norway-1","oarl","poland-70","russia-white-list-2","vabb-shw"],"host_organization":"https://openalex.org/P4310311714","host_organization_name":"Institution of Engineering and Technology","host_organization_lineage":["https://openalex.org/P4310311714"],"host_organization_lineage_names":["Institution of Engineering and Technology"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Electronics Letters","raw_type":"journal-article"},"volume":null,"type":"article","is_traditional":true,"indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://onlinelibrary.wiley.com/doi/pdfdirect/10.1049/ell2.70519","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062207507","display_name":"Shahzad Haider","orcid":"https://orcid.org/0000-0002-2860-9307","observed_orcids":["https://orcid.org/0000-0002-2860-9307"]},"institutions":[{"id":"https://openalex.org/I126520041","display_name":"University of Science and Technology of China","ror":"https://ror.org/04c4dkn09","country_code":"CN","type":"education","lineage":["https://openalex.org/I126520041","https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Shahzad Haider","raw_affiliation_strings":["School of Microelectronics University of Science and Technology of China Hefei Anhui China"],"raw_orcid":"https://orcid.org/0000-0002-2860-9307","affiliations":[{"raw_affiliation_string":"School of Microelectronics University of Science and Technology of China Hefei Anhui China","institution_ids":["https://openalex.org/I126520041"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101448034","display_name":"Ruochen Ding","orcid":"https://orcid.org/0009-0001-0639-8086","observed_orcids":["https://orcid.org/0009-0001-0639-8086"]},"institutions":[{"id":"https://openalex.org/I99464096","display_name":"KU Leuven","ror":"https://ror.org/05f950310","country_code":"BE","type":"education","lineage":["https://openalex.org/I99464096"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Ruochen Ding","raw_affiliation_strings":["Department of Electrical Engineering Katholieke Universiteit Leuven Leuven Belgium"],"raw_orcid":"https://orcid.org/0009-0001-0639-8086","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering Katholieke Universiteit Leuven Leuven Belgium","institution_ids":["https://openalex.org/I99464096"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028630750","display_name":"Syed Naheel Raza Rizvi","orcid":"https://orcid.org/0000-0002-6262-6127","observed_orcids":["https://orcid.org/0000-0002-6262-6127"]},"institutions":[{"id":"https://openalex.org/I7882870","display_name":"University of Glasgow","ror":"https://ror.org/00vtgdb53","country_code":"GB","type":"education","lineage":["https://openalex.org/I7882870"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Naheel Raza Rizvi","raw_affiliation_strings":["James Watt School of Engineering University of Glasgow Glasgow United Kingdom"],"raw_orcid":"https://orcid.org/0000-0002-6262-6127","affiliations":[{"raw_affiliation_string":"James Watt School of Engineering University of Glasgow Glasgow United Kingdom","institution_ids":["https://openalex.org/I7882870"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5077620261","display_name":"S. J. Hong Chen","orcid":"https://orcid.org/0000-0003-0341-3428","observed_orcids":["https://orcid.org/0000-0003-0341-3428"]},"institutions":[{"id":"https://openalex.org/I126520041","display_name":"University of Science and Technology of China","ror":"https://ror.org/04c4dkn09","country_code":"CN","type":"education","lineage":["https://openalex.org/I126520041","https://openalex.org/I19820366"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Song Chen","raw_affiliation_strings":["School of Microelectronics University of Science and Technology of China Hefei Anhui China"],"raw_orcid":"https://orcid.org/0000-0003-0341-3428","affiliations":[{"raw_affiliation_string":"School of Microelectronics University of Science and Technology of China Hefei Anhui China","institution_ids":["https://openalex.org/I126520041"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5062207507"],"corresponding_institution_ids":["https://openalex.org/I126520041"],"apc_list":{"value":2590,"currency":"USD","value_usd":2590},"apc_paid":{"value":2590,"currency":"USD","value_usd":2590},"fwci":0.0,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"62","issue":"1","first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.6577000021934509,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.6577000021934509,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.23690000176429749,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.04349999874830246,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-circuits","display_name":"asynchronous circuits","score":0.7559999823570251},{"id":"https://openalex.org/keywords/testbench-generation","display_name":"testbench generation","score":0.5799999833106995},{"id":"https://openalex.org/keywords/sign-off","display_name":"sign-off","score":0.492000013589859},{"id":"https://openalex.org/keywords/timing-deviations","display_name":"timing deviations","score":0.5619999766349792},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"electronic design automation","score":0.699999988079071}],"concepts":[{"id":"https://openalex.org/C44210515","wikidata":"https://www.wikidata.org/wiki/Q16968978","display_name":"Bespoke","level":2,"score":0.8393999934196472},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.7659000158309937},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.714900016784668},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5101000070571899},{"id":"https://openalex.org/C42812","wikidata":"https://www.wikidata.org/wiki/Q1082910","display_name":"Partition (number theory)","level":2,"score":0.45089998841285706},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.4410000145435333},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4140999913215637},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4074000120162964},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4009000062942505},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.39629998803138733},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.3765000104904175},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.367900013923645},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.3668000102043152},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.3253999948501587},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.32440000772476196},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32190001010894775},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.31769999861717224},{"id":"https://openalex.org/C3018824978","wikidata":"https://www.wikidata.org/wiki/Q2894891","display_name":"Error analysis","level":2,"score":0.30329999327659607},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.2962999939918518},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2955000102519989},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.289900004863739},{"id":"https://openalex.org/C7923308","wikidata":"https://www.wikidata.org/wiki/Q4812211","display_name":"Asynchronous system","level":5,"score":0.27730000019073486},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.26249998807907104},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.2619999945163727},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.26179999113082886},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.2590999901294708},{"id":"https://openalex.org/C2779089604","wikidata":"https://www.wikidata.org/wiki/Q7169333","display_name":"Permission","level":2,"score":0.2587999999523163},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.25360000133514404}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1049/ell2.70519","doi":"https://doi.org/10.1049/ell2.70519","is_oa":true,"landing_page_url":"https://doi.org/10.1049/ell2.70519","pdf_url":"https://onlinelibrary.wiley.com/doi/pdfdirect/10.1049/ell2.70519","source":{"id":"https://openalex.org/S149016011","display_name":"Electronics Letters","issn_l":"0013-5194","issn":["0013-5194","1350-911X"],"is_oa":true,"is_in_doaj":true,"is_core":true,"listed_in":["cwts-core","doaj","dongbi-d","jufo-1","norway-1","oarl","poland-70","russia-white-list-2","vabb-shw"],"host_organization":"https://openalex.org/P4310311714","host_organization_name":"Institution of Engineering and Technology","host_organization_lineage":["https://openalex.org/P4310311714"],"host_organization_lineage_names":["Institution of Engineering and Technology"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Electronics Letters","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1049/ell2.70519","doi":"https://doi.org/10.1049/ell2.70519","is_oa":true,"landing_page_url":"https://doi.org/10.1049/ell2.70519","pdf_url":"https://onlinelibrary.wiley.com/doi/pdfdirect/10.1049/ell2.70519","source":{"id":"https://openalex.org/S149016011","display_name":"Electronics Letters","issn_l":"0013-5194","issn":["0013-5194","1350-911X"],"is_oa":true,"is_in_doaj":true,"is_core":true,"listed_in":["cwts-core","doaj","dongbi-d","jufo-1","norway-1","oarl","poland-70","russia-white-list-2","vabb-shw"],"host_organization":"https://openalex.org/P4310311714","host_organization_name":"Institution of Engineering and Technology","host_organization_lineage":["https://openalex.org/P4310311714"],"host_organization_lineage_names":["Institution of Engineering and Technology"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Electronics Letters","raw_type":"journal-article"},"sustainable_development_goals":[],"study_designs":[],"awards":[{"id":"https://openalex.org/G1085865041","display_name":null,"funder_award_id":"92473114","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W7126469249.pdf","grobid_xml":"https://content.openalex.org/works/W7126469249.grobid-xml"},"referenced_works_count":7,"referenced_works":["https://openalex.org/W2012158213","https://openalex.org/W2479948040","https://openalex.org/W4386952617","https://openalex.org/W4401568221","https://openalex.org/W4402193264","https://openalex.org/W4402940010","https://openalex.org/W7108091265"],"related_works":["https://openalex.org/W2012158213","https://openalex.org/W2139439309","https://openalex.org/W6964388906","https://openalex.org/W2088106392","https://openalex.org/W7101083183","https://openalex.org/W2187035220","https://openalex.org/W7164136928","https://openalex.org/W2093491063","https://openalex.org/W2028464819","https://openalex.org/W7098631147"],"abstract_inverted_index":{"ABSTRACT":[0],"Automated":[1],"liberty":[2,36],"characterization":[3],"remains":[4],"elusive":[5],"for":[6],"asynchronous":[7,80],"cells":[8],"whose":[9],"feedback":[10],"and":[11,21,32,59,78],"multi\u2010output":[12],"behaviour":[13],"break":[14],"monolithic":[15],"flows.":[16],"We":[17],"introduce":[18],"a":[19],"partition":[20],"recomposition":[22],"strategy":[23],"that":[24],"exercises":[25],"loop\u2010free":[26],"sub\u2010blocks":[27],"with":[28,75],"exhaustive":[29],"four\u2010phase":[30],"testbenches":[31],"recompose":[33],"the":[34,47],"resulting":[35],"snippets":[37],"into":[38,84],"sign\u2010off":[39],"views.":[40],"Applied":[41],"to":[42,52,57,62,82],"sense":[43],"amplifier":[44],"half":[45],"buffers,":[46],"flow":[48],"limits":[49],"functional":[50],"error":[51,61],"below":[53],",":[54,58],"timing":[55],"deviation":[56],"power":[60],"13\u2013":[63],"while":[64],"retaining":[65],"of":[66],"pins.":[67],"The":[68],"approach":[69],"eliminates":[70],"bespoke":[71],"scenarios,":[72],"scales":[73],"linearly":[74],"library":[76],"size,":[77],"enables":[79],"circuits":[81],"integrate":[83],"electronic":[85],"design":[86],"automation":[87],"sign\u2010off.":[88]},"counts_by_year":[],"updated_date":"2026-11-04T10:54:05.112534","created_date":"2026-02-02T00:00:00"}