{"id":"https://openalex.org/W7124851069","doi":"https://doi.org/10.1109/asicon66040.2025.11326402","title":"FlexiCore-DNN: A Configurable and Templated Architecture for End-to-End FPGA Acceleration of Deep Neural Networks","display_name":"FlexiCore-DNN: A Configurable and Templated Architecture for End-to-End FPGA Acceleration of Deep Neural Networks","publication_year":2025,"publication_date":"2025-10-21","ids":{"openalex":"https://openalex.org/W7124851069","doi":"https://doi.org/10.1109/asicon66040.2025.11326402"},"language":"en","primary_location":{"id":"doi:10.1109/asicon66040.2025.11326402","doi":"https://doi.org/10.1109/asicon66040.2025.11326402","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon66040.2025.11326402","pdf_url":null,"source":{"id":"https://openalex.org/S4363607945","display_name":"IEEE International Conference on ASIC (ASICON)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE 16th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101503040","display_name":"Rao Fu","orcid":"https://orcid.org/0000-0003-1622-6357","observed_orcids":["https://orcid.org/0000-0003-1622-6357"]},"institutions":[{"id":"https://openalex.org/I150229711","display_name":"University of Electronic Science and Technology of China","ror":"https://ror.org/04qr3zq92","country_code":"CN","type":"education","lineage":["https://openalex.org/I150229711"]},{"id":"https://openalex.org/I4391767659","display_name":"State Key Laboratory of Electronic Thin Films and Integrated Devices","ror":"https://ror.org/01t9yse95","country_code":"CN","type":"facility","lineage":["https://openalex.org/I150229711","https://openalex.org/I4391767659"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Rao Fu","raw_affiliation_strings":["University of Electronic Science and Technology of China,State Key Laboratory of Electronic Thin Films and Integrated Devices,Chengdu,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Electronic Science and Technology of China,State Key Laboratory of Electronic Thin Films and Integrated Devices,Chengdu,China","institution_ids":["https://openalex.org/I150229711","https://openalex.org/I4391767659"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5123399008","display_name":"Wenhao Huang","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I150229711","display_name":"University of Electronic Science and Technology of China","ror":"https://ror.org/04qr3zq92","country_code":"CN","type":"education","lineage":["https://openalex.org/I150229711"]},{"id":"https://openalex.org/I4391767659","display_name":"State Key Laboratory of Electronic Thin Films and Integrated Devices","ror":"https://ror.org/01t9yse95","country_code":"CN","type":"facility","lineage":["https://openalex.org/I150229711","https://openalex.org/I4391767659"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wenhao Huang","raw_affiliation_strings":["University of Electronic Science and Technology of China,State Key Laboratory of Electronic Thin Films and Integrated Devices,Chengdu,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Electronic Science and Technology of China,State Key Laboratory of Electronic Thin Films and Integrated Devices,Chengdu,China","institution_ids":["https://openalex.org/I150229711","https://openalex.org/I4391767659"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071087830","display_name":"Aiwu Y. Ruan","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I150229711","display_name":"University of Electronic Science and Technology of China","ror":"https://ror.org/04qr3zq92","country_code":"CN","type":"education","lineage":["https://openalex.org/I150229711"]},{"id":"https://openalex.org/I4391767659","display_name":"State Key Laboratory of Electronic Thin Films and Integrated Devices","ror":"https://ror.org/01t9yse95","country_code":"CN","type":"facility","lineage":["https://openalex.org/I150229711","https://openalex.org/I4391767659"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Aiwu Ruan","raw_affiliation_strings":["University of Electronic Science and Technology of China,State Key Laboratory of Electronic Thin Films and Integrated Devices,Chengdu,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Electronic Science and Technology of China,State Key Laboratory of Electronic Thin Films and Integrated Devices,Chengdu,China","institution_ids":["https://openalex.org/I150229711","https://openalex.org/I4391767659"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100614997","display_name":"Huiyun Li","orcid":"https://orcid.org/0000-0003-0157-1393","observed_orcids":["https://orcid.org/0000-0003-0157-1393"]},"institutions":[{"id":"https://openalex.org/I4405255904","display_name":"Shenzhen University of Advanced Technology","ror":"https://ror.org/03hz5th67","country_code":"CN","type":"education","lineage":["https://openalex.org/I4405255904"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Huiyun Li","raw_affiliation_strings":["Shenzhen University of Advanced Technology,Faculty of Computility Microelectronics,Shenzhen,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Shenzhen University of Advanced Technology,Faculty of Computility Microelectronics,Shenzhen,China","institution_ids":["https://openalex.org/I4405255904"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5123377446","display_name":"Yongqing Wang","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I150229711","display_name":"University of Electronic Science and Technology of China","ror":"https://ror.org/04qr3zq92","country_code":"CN","type":"education","lineage":["https://openalex.org/I150229711"]},{"id":"https://openalex.org/I4391767659","display_name":"State Key Laboratory of Electronic Thin Films and Integrated Devices","ror":"https://ror.org/01t9yse95","country_code":"CN","type":"facility","lineage":["https://openalex.org/I150229711","https://openalex.org/I4391767659"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yongqing Wang","raw_affiliation_strings":["University of Electronic Science and Technology of China,State Key Laboratory of Electronic Thin Films and Integrated Devices,Chengdu,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Electronic Science and Technology of China,State Key Laboratory of Electronic Thin Films and Integrated Devices,Chengdu,China","institution_ids":["https://openalex.org/I150229711","https://openalex.org/I4391767659"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9682999849319458,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9682999849319458,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.016599999740719795,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.005799999926239252,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/fpga-acceleration","display_name":"FPGA acceleration","score":0.6549999713897705},{"id":"https://openalex.org/keywords/deep-neural-network","display_name":"deep neural network","score":0.9629999995231628},{"id":"https://openalex.org/keywords/zynq","display_name":"Zynq","score":0.7519999742507935},{"id":"https://openalex.org/keywords/energy-efficiency","display_name":"energy efficiency","score":0.8679999709129333}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8202999830245972},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6847000122070312},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6585000157356262},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.6370000243186951},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6297000050544739},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.5640000104904175},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5145000219345093},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.46219998598098755},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.43689998984336853},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.41370001435279846},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4081000089645386},{"id":"https://openalex.org/C105339364","wikidata":"https://www.wikidata.org/wiki/Q2297740","display_name":"Software deployment","level":2,"score":0.3889999985694885},{"id":"https://openalex.org/C9652623","wikidata":"https://www.wikidata.org/wiki/Q190109","display_name":"Field (mathematics)","level":2,"score":0.3515999913215637},{"id":"https://openalex.org/C204323151","wikidata":"https://www.wikidata.org/wiki/Q905424","display_name":"Range (aeronautics)","level":2,"score":0.3499999940395355},{"id":"https://openalex.org/C82714645","wikidata":"https://www.wikidata.org/wiki/Q438331","display_name":"Template","level":2,"score":0.33149999380111694},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.3188999891281128},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.31119999289512634},{"id":"https://openalex.org/C117896860","wikidata":"https://www.wikidata.org/wiki/Q11376","display_name":"Acceleration","level":2,"score":0.30149999260902405},{"id":"https://openalex.org/C65232700","wikidata":"https://www.wikidata.org/wiki/Q5656403","display_name":"Hardware architecture","level":3,"score":0.27950000762939453},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.27309998869895935},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.27070000767707825},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.26739999651908875},{"id":"https://openalex.org/C26771161","wikidata":"https://www.wikidata.org/wiki/Q16980","display_name":"ARM architecture","level":2,"score":0.2671000063419342},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.25929999351501465},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.25859999656677246},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.2554999887943268},{"id":"https://openalex.org/C98025372","wikidata":"https://www.wikidata.org/wiki/Q477538","display_name":"Systems architecture","level":3,"score":0.25119999051094055}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/asicon66040.2025.11326402","doi":"https://doi.org/10.1109/asicon66040.2025.11326402","is_oa":false,"landing_page_url":"https://doi.org/10.1109/asicon66040.2025.11326402","pdf_url":null,"source":{"id":"https://openalex.org/S4363607945","display_name":"IEEE International Conference on ASIC (ASICON)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE 16th International Conference on ASIC (ASICON)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.428600013256073}],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W2574797063","https://openalex.org/W2616014673","https://openalex.org/W4362002261"],"related_works":["https://openalex.org/W2727238169","https://openalex.org/W2889758810","https://openalex.org/W3091969046","https://openalex.org/W3158118579","https://openalex.org/W4210344404","https://openalex.org/W4242577057","https://openalex.org/W4410985823","https://openalex.org/W3123472865","https://openalex.org/W7147563036","https://openalex.org/W4313484751"],"abstract_inverted_index":{"With":[0],"the":[1,90],"development":[2,30],"of":[3,16,66,73,82,135],"artificial":[4],"intelligence":[5],"technology,":[6],"there":[7],"are":[8],"many":[9],"challenges":[10],"in":[11,35,133],"achieving":[12],"end-to-end":[13],"automated":[14],"deployment":[15],"deep":[17],"neural":[18],"networks":[19],"(DNN)":[20],"on":[21,118],"Field":[22],"Programmable":[23],"Gate":[24],"Arrays":[25],"(FPGA),":[26],"such":[27],"as":[28],"long":[29],"cycles":[31],"and":[32,45,62,97,99,109,126,137],"insufficient":[33],"flexibility":[34],"hardware":[36,48,75,104],"design.":[37],"This":[38,85],"paper":[39],"introduces":[40],"FlexiCore-DNN,":[41],"an":[42],"extensible,":[43],"high-performance,":[44],"flexible":[46],"digital":[47],"architecture":[49,76,122],"designed":[50,61,101],"to":[51],"overcome":[52],"these":[53],"challenges.":[54],"To":[55],"support":[56],"this":[57],"architecture,":[58],"we":[59],"have":[60],"implemented":[63],"a":[64,71,79],"library":[65],"accelerator":[67],"template":[68,86],"that":[69,117],"contains":[70],"set":[72],"foundational":[74],"templates":[77],"alongside":[78],"diverse":[80],"range":[81],"operator":[83],"accelerators.":[84],"is":[87,100],"described":[88],"at":[89,128],"Verilog":[91],"RTL":[92],"level,":[93],"featuring":[94],"high":[95],"versatility":[96],"scalability,":[98],"with":[102,108],"different":[103],"architectures":[105],"for":[106],"FPGA":[107],"without":[110],"CPU":[111],"hard":[112],"cores.":[113],"Experimental":[114],"results":[115],"show":[116],"Zynq":[119],"platform,":[120],"our":[121],"achieves":[123],"158":[124],"GOPS":[125],"40.84GOPS/W":[127],"150MHz,":[129],"demonstrating":[130],"its":[131],"advantages":[132],"terms":[134],"performance":[136],"energy":[138],"efficiency.":[139]},"counts_by_year":[],"updated_date":"2026-10-28T10:33:24.094632","created_date":"2026-01-21T00:00:00"}