{"id":"https://openalex.org/W7117737726","doi":"https://doi.org/10.1117/12.3093278","title":"Design of music playing circuit based on Verilog HDL","display_name":"Design of music playing circuit based on Verilog HDL","publication_year":2025,"publication_date":"2025-12-31","ids":{"openalex":"https://openalex.org/W7117737726","doi":"https://doi.org/10.1117/12.3093278"},"language":"en","primary_location":{"id":"doi:10.1117/12.3093278","doi":"https://doi.org/10.1117/12.3093278","is_oa":false,"landing_page_url":"https://doi.org/10.1117/12.3093278","pdf_url":null,"source":{"id":"https://openalex.org/S7407087875","display_name":"International Conference on Electronics, Electrical and Information Engineering (ICEEIE)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/P4310315543","host_organization_name":"SPIE","host_organization_lineage":["https://openalex.org/P4310315543"],"host_organization_lineage_names":["SPIE"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Conference on Electronics, Electrical, and Information Engineering (ICEEIE 2025)","raw_type":"proceedings-article"},"parent_works":[],"lineage":["https://openalex.org/W7117737726"],"child_works_count":0,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020484594","display_name":"Songliang Liu","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4405271213","display_name":"Guangdong University of Science and Technology","ror":"https://ror.org/022ajrb17","country_code":"CN","type":"education","lineage":["https://openalex.org/I4405271213"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Songliang Liu","raw_affiliation_strings":["Guangdong University of Science and Technology (China)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Guangdong University of Science and Technology (China)","institution_ids":["https://openalex.org/I4405271213"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081408098","display_name":"Yanfei Teng","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4405271213","display_name":"Guangdong University of Science and Technology","ror":"https://ror.org/022ajrb17","country_code":"CN","type":"education","lineage":["https://openalex.org/I4405271213"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yanfei Teng","raw_affiliation_strings":["Guangdong University of Science and Technology (China)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Guangdong University of Science and Technology (China)","institution_ids":["https://openalex.org/I4405271213"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5094254080","display_name":"Hanhong Tan","orcid":"https://orcid.org/0009-0008-7988-5302","observed_orcids":["https://orcid.org/0009-0008-7988-5302"]},"institutions":[{"id":"https://openalex.org/I4405271213","display_name":"Guangdong University of Science and Technology","ror":"https://ror.org/022ajrb17","country_code":"CN","type":"education","lineage":["https://openalex.org/I4405271213"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hanhong Tan","raw_affiliation_strings":["Guangdong University of Science and Technology (China)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Guangdong University of Science and Technology (China)","institution_ids":["https://openalex.org/I4405271213"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I4405271213"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"89","last_page":"89"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12941","display_name":"Embedded Systems and FPGA Design","score":0.002199999988079071,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11349","display_name":"Music Technology and Sound Studies","score":0.001500000013038516,"subfield":{"id":"https://openalex.org/subfields/1210","display_name":"Music"},"field":{"id":"https://openalex.org/fields/12","display_name":"Arts and Humanities"},"domain":{"id":"https://openalex.org/domains/2","display_name":"Social Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/fpga","display_name":"FPGA","score":0.7139999866485596},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.9490000009536743},{"id":"https://openalex.org/keywords/frequency-division","display_name":"frequency division","score":0.6940000057220459},{"id":"https://openalex.org/keywords/tone-production","display_name":"tone production","score":0.7210000157356262},{"id":"https://openalex.org/keywords/audio-codec","display_name":"audio codec","score":0.9010000228881836},{"id":"https://openalex.org/keywords/digital-tube-display","display_name":"digital tube display","score":0.8579999804496765}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7547000050544739},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.6146000027656555},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5699999928474426},{"id":"https://openalex.org/C161765866","wikidata":"https://www.wikidata.org/wiki/Q184748","display_name":"Codec","level":2,"score":0.4571000039577484},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.45399999618530273},{"id":"https://openalex.org/C87687168","wikidata":"https://www.wikidata.org/wiki/Q173114","display_name":"Digital audio","level":4,"score":0.40799999237060547},{"id":"https://openalex.org/C3913047","wikidata":"https://www.wikidata.org/wiki/Q1956265","display_name":"sync","level":3,"score":0.40470001101493835},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.3783000111579895},{"id":"https://openalex.org/C2780583480","wikidata":"https://www.wikidata.org/wiki/Q1366327","display_name":"Tone (literature)","level":2,"score":0.3691999912261963},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.3465999960899353},{"id":"https://openalex.org/C2781258422","wikidata":"https://www.wikidata.org/wiki/Q186819","display_name":"Headphones","level":2,"score":0.34470000863075256},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.310699999332428},{"id":"https://openalex.org/C2780301859","wikidata":"https://www.wikidata.org/wiki/Q13427211","display_name":"LED display","level":2,"score":0.305400013923645},{"id":"https://openalex.org/C2779795794","wikidata":"https://www.wikidata.org/wiki/Q7315343","display_name":"Reset (finance)","level":2,"score":0.30320000648498535},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.30079999566078186},{"id":"https://openalex.org/C60798267","wikidata":"https://www.wikidata.org/wiki/Q1226939","display_name":"Division (mathematics)","level":2,"score":0.2935999929904938},{"id":"https://openalex.org/C127220857","wikidata":"https://www.wikidata.org/wiki/Q2719318","display_name":"Audio signal processing","level":4,"score":0.2888000011444092},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.28790000081062317},{"id":"https://openalex.org/C45235069","wikidata":"https://www.wikidata.org/wiki/Q278425","display_name":"Table (database)","level":2,"score":0.2847000062465668},{"id":"https://openalex.org/C167940747","wikidata":"https://www.wikidata.org/wiki/Q63727227","display_name":"Audio signal flow","level":5,"score":0.2736000120639801},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.27000001072883606},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.267300009727478},{"id":"https://openalex.org/C64922751","wikidata":"https://www.wikidata.org/wiki/Q4650799","display_name":"Audio signal","level":3,"score":0.262800008058548},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.2558000087738037}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1117/12.3093278","doi":"https://doi.org/10.1117/12.3093278","is_oa":false,"landing_page_url":"https://doi.org/10.1117/12.3093278","pdf_url":null,"source":{"id":"https://openalex.org/S7407087875","display_name":"International Conference on Electronics, Electrical and Information Engineering (ICEEIE)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/P4310315543","host_organization_name":"SPIE","host_organization_lineage":["https://openalex.org/P4310315543"],"host_organization_lineage_names":["SPIE"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Conference on Electronics, Electrical, and Information Engineering (ICEEIE 2025)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2355448978","https://openalex.org/W2348586610","https://openalex.org/W2363681959","https://openalex.org/W2370340208","https://openalex.org/W2082135876","https://openalex.org/W2369066755","https://openalex.org/W2351002939","https://openalex.org/W2362448661","https://openalex.org/W2392314065","https://openalex.org/W2327269431"],"abstract_inverted_index":{"Based":[0],"on":[1,47],"Verilog":[2],"HDL,":[3],"this":[4],"paper":[5],"designs":[6],"a":[7,151],"music":[8,42,68,102,133,162],"performance":[9,130],"circuit":[10,71],"system":[11,45,93],"with":[12],"FPGA":[13],"as":[14],"the":[15,28,38,48,92,106,111,115,124,126,132,141,159],"core.":[16],"The":[17,44],"precise":[18],"tone":[19,109],"signal":[20],"is":[21,30],"generated":[22],"by":[23,32,139],"frequency":[24],"division":[25],"technology,":[26],"and":[27,72,76,83,97,108,113,120,128,153,165],"duration":[29],"controlled":[31],"counter":[33],"preset":[34,101],"number":[35],"to":[36],"realize":[37],"hardware":[39],"processing":[40,50],"of":[41,52,80,86,110,117,131,161],"performance.":[43],"relies":[46],"parallel":[49],"ability":[51],"Intel":[53],"(Altera)":[54],"DE2-":[55],"115":[56],"development":[57,160],"board":[58],"(Cyclone":[59],"IV":[60],"chip),":[61],"integrates":[62],"digital":[63],"tube":[64],"dynamic":[65],"display":[66,79,121],"circuit,":[67],"table":[69],"lookup":[70],"audio":[73],"codec":[74],"module,":[75,148],"supports":[77],"real-time":[78],"sound":[81],"name":[82],"synchronous":[84],"output":[85],"multi-scale.":[87],"Experimental":[88],"verification":[89],"shows":[90],"that":[91],"can":[94,135],"drive":[95],"speakers":[96],"peripheral":[98],"devices":[99],"through":[100],"data,":[103],"accurately":[104],"restore":[105],"rhythm":[107],"music,":[112],"has":[114],"function":[116],"user-defined":[118],"tracks":[119],"modes.":[122],"In":[123],"future,":[125],"capacity":[127],"interactive":[129],"library":[134],"be":[136],"further":[137],"optimized":[138],"expanding":[140],"SD":[142],"card":[143],"storage":[144],"or":[145],"wireless":[146],"communication":[147],"which":[149],"provides":[150],"low-cost":[152],"highly":[154],"reliable":[155],"technical":[156],"solution":[157],"for":[158],"teaching":[163],"equipment":[164],"intelligent":[166],"musical":[167],"instruments.":[168]},"counts_by_year":[],"updated_date":"2026-11-14T11:04:58.165337","created_date":"2025-12-31T00:00:00"}