{"id":"https://openalex.org/W7100745193","doi":null,"title":"Compiling and Optimizing Image Processing Algorithms for FPGA's","display_name":"Compiling and Optimizing Image Processing Algorithms for FPGA's","publication_year":null,"publication_date":null,"ids":{"openalex":"https://openalex.org/W7100745193"},"language":"en","primary_location":{"id":"pmh:oai:CiteSeerX.psu:10.1.1.21.1648","doi":null,"is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.21.1648","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.colostate.edu/~draper/publications/draper_camp00.pdf","raw_type":"text"},"parent_works":[],"lineage":["https://openalex.org/W7100745193"],"child_works_count":0,"type":"article","is_traditional":true,"indexed_in":[],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Bruce Draper","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Bruce Draper","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":null,"display_name":"Walid Najjar","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Walid Najjar","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047111592","display_name":"W. B\u00f6hm","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Wim B\u00f6hm","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":null,"display_name":"Jeff Hammes","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Jeff Hammes","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046248377","display_name":"Bob Rinker","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Bob Rinker","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047734181","display_name":"Charlie Ross","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Charlie Ross","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014244580","display_name":"Monica Chawathe","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Monica Chawathe","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":null,"display_name":"Jos Bins","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Jos Bins","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":true,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.002199999988079071,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.0006000000284984708,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/image-processing-techniques","display_name":"image processing algorithms","score":0.9470000267028809},{"id":"https://openalex.org/keywords/fpga-compilation","display_name":"FPGA compilation","score":0.9309999942779541},{"id":"https://openalex.org/keywords/optimizing-compilers","display_name":"optimizing compilers","score":0.6370000243186951},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"high-level synthesis","score":0.7910000085830688},{"id":"https://openalex.org/keywords/data-flow-graphs","display_name":"data flow graphs","score":0.9139999747276306},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"hardware acceleration","score":0.4180000126361847}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8252000212669373},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.6592000126838684},{"id":"https://openalex.org/C9417928","wikidata":"https://www.wikidata.org/wiki/Q1070689","display_name":"Image processing","level":3,"score":0.6502000093460083},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.5630999803543091},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.4991999864578247},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.40639999508857727},{"id":"https://openalex.org/C104317675","wikidata":"https://www.wikidata.org/wiki/Q1070689","display_name":"Digital image processing","level":4,"score":0.4043999910354614},{"id":"https://openalex.org/C2988504005","wikidata":"https://www.wikidata.org/wiki/Q379942","display_name":"Document image processing","level":4,"score":0.3732999861240387},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.3531000018119812},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.31060001254081726},{"id":"https://openalex.org/C138827492","wikidata":"https://www.wikidata.org/wiki/Q6661985","display_name":"Data processing","level":2,"score":0.3059999942779541},{"id":"https://openalex.org/C121684516","wikidata":"https://www.wikidata.org/wiki/Q7600677","display_name":"Computer graphics (images)","level":1,"score":0.29679998755455017},{"id":"https://openalex.org/C489000","wikidata":"https://www.wikidata.org/wiki/Q747385","display_name":"Data flow diagram","level":2,"score":0.28630000352859497},{"id":"https://openalex.org/C50831359","wikidata":"https://www.wikidata.org/wiki/Q165436","display_name":"Assembly language","level":3,"score":0.28619998693466187},{"id":"https://openalex.org/C19024347","wikidata":"https://www.wikidata.org/wiki/Q211496","display_name":"High-level programming language","level":3,"score":0.26660001277923584},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.26249998807907104}],"mesh":[],"locations_count":1,"locations":[{"id":"pmh:oai:CiteSeerX.psu:10.1.1.21.1648","doi":null,"is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.21.1648","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.colostate.edu/~draper/publications/draper_camp00.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W1598956921","https://openalex.org/W7095624570","https://openalex.org/W2168404818","https://openalex.org/W7096491484","https://openalex.org/W7155351227","https://openalex.org/W7097565068","https://openalex.org/W1901327581","https://openalex.org/W2517689844","https://openalex.org/W4238105302","https://openalex.org/W1503255010"],"abstract_inverted_index":{"This":[0],"paper":[1,25],"presents":[2,69],"a":[3],"high-level":[4],"language":[5,19,29],"for":[6,72],"expressing":[7],"image":[8,34,75],"processing":[9,76],"algorithms,":[10],"and":[11,23,36,81],"an":[12,85],"optimizing":[13],"compiler":[14],"that":[15,31],"targets":[16],"FPGAs.":[17,42,93],"The":[18],"is":[20],"called":[21],"SA-C,":[22],"this":[24],"focuses":[26],"on":[27],"the":[28,46],"features":[30],"1)":[32],"support":[33],"processing,":[35],"2)":[37],"enable":[38],"efficient":[39],"compilation":[40,47],"to":[41,84],"It":[43],"then":[44],"describes":[45],"process,":[48],"in":[49,61,79],"which":[50,60],"SA-C":[51],"algorithms":[52],"are":[53,63],"translated":[54,64],"into":[55,65],"non-recursive":[56],"data":[57],"flow":[58],"graphs,":[59],"turn":[62],"VHDL.":[66],"Finally,":[67],"it":[68],"performance":[70],"numbers":[71],"some":[73],"wellknown":[74],"routines,":[77],"written":[78],"SAC":[80],"automatically":[82],"compiled":[83],"Annapolis":[86],"Microsystems":[87],"WildForce":[88],"board":[89],"with":[90],"Xilinx":[91],"4036XL":[92],"1.":[94]},"counts_by_year":[],"updated_date":"2026-11-12T12:28:57.059296","created_date":"2025-10-27T00:00:00"}