{"id":"https://openalex.org/W6996559689","doi":null,"title":"SNIC-DSM: SmartNIC based DSM Infrastructure for Heterogeneous-ISA Machines","display_name":"SNIC-DSM: SmartNIC based DSM Infrastructure for Heterogeneous-ISA Machines","publication_year":2023,"publication_date":"2023-08-14","ids":{"openalex":"https://openalex.org/W6996559689"},"language":"en","primary_location":{"id":"pmh:oai:vtechworks.lib.vt.edu:10919/116037","doi":null,"is_oa":true,"landing_page_url":"http://hdl.handle.net/10919/116037","pdf_url":"https://vtechworks.lib.vt.edu/bitstreams/4eafbf07-2719-44ae-9ae6-5e382eec1471/download","source":{"id":"https://openalex.org/S4306400248","display_name":"VTechWorks (Virginia Tech)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I859038795","host_organization_name":"Virginia Tech","host_organization_lineage":["https://openalex.org/I859038795"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Thesis"},"volume":null,"type":"dissertation","is_traditional":true,"indexed_in":[],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://vtechworks.lib.vt.edu/bitstreams/4eafbf07-2719-44ae-9ae6-5e382eec1471/download","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5117725198","display_name":"Hemanth Ramesh","orcid":"https://orcid.org/0009-0006-8664-8087","observed_orcids":["https://orcid.org/0009-0006-8664-8087"]},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Ramesh, Hemanth","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":["https://openalex.org/A5117725198"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":true,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9247999787330627,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9247999787330627,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.05689999833703041,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.0066999997943639755,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/distributed-shared-memory","display_name":"distributed shared memory","score":0.8330000042915344},{"id":"https://openalex.org/keywords/smartnic","display_name":"SmartNIC","score":0.9850000143051147},{"id":"https://openalex.org/keywords/heterogeneous-computing","display_name":"heterogeneous computing","score":0.765999972820282},{"id":"https://openalex.org/keywords/fpga","display_name":"FPGA","score":0.4009999930858612},{"id":"https://openalex.org/keywords/arm-processor","display_name":"ARM processor","score":0.6259999871253967},{"id":"https://openalex.org/keywords/risc-v","display_name":"RISC-V","score":0.8429999947547913},{"id":"https://openalex.org/keywords/x86-servers","display_name":"x86 servers","score":0.718999981880188},{"id":"https://openalex.org/keywords/inter-node-communication","display_name":"inter-node communication","score":0.6510000228881836},{"id":"https://openalex.org/keywords/reconfigurable-hardware","display_name":"reconfigurable hardware","score":0.5839999914169312}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8138999938964844},{"id":"https://openalex.org/C170723468","wikidata":"https://www.wikidata.org/wiki/Q182933","display_name":"x86","level":3,"score":0.7175999879837036},{"id":"https://openalex.org/C93996380","wikidata":"https://www.wikidata.org/wiki/Q44127","display_name":"Server","level":2,"score":0.5389000177383423},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.4733000099658966},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4666000008583069},{"id":"https://openalex.org/C2780385302","wikidata":"https://www.wikidata.org/wiki/Q367158","display_name":"Protocol (science)","level":3,"score":0.4661000072956085},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.4535999894142151},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.4250999987125397},{"id":"https://openalex.org/C206345919","wikidata":"https://www.wikidata.org/wiki/Q20380951","display_name":"Resource (disambiguation)","level":2,"score":0.42160001397132874},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4203000068664551},{"id":"https://openalex.org/C39528615","wikidata":"https://www.wikidata.org/wiki/Q1229610","display_name":"Distributed shared memory","level":5,"score":0.3855000138282776},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.36329999566078186},{"id":"https://openalex.org/C2776436953","wikidata":"https://www.wikidata.org/wiki/Q5163215","display_name":"Consistency (knowledge bases)","level":2,"score":0.3610999882221222},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.34369999170303345},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.3255999982357025},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3246999979019165},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.3061000108718872},{"id":"https://openalex.org/C91481028","wikidata":"https://www.wikidata.org/wiki/Q1054686","display_name":"Distributed memory","level":3,"score":0.30230000615119934},{"id":"https://openalex.org/C172430144","wikidata":"https://www.wikidata.org/wiki/Q17111997","display_name":"Symmetric multiprocessor system","level":2,"score":0.29440000653266907},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.29260000586509705},{"id":"https://openalex.org/C12269588","wikidata":"https://www.wikidata.org/wiki/Q132364","display_name":"Communications protocol","level":2,"score":0.2897000014781952},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.2856000065803528},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.28139999508857727},{"id":"https://openalex.org/C26771161","wikidata":"https://www.wikidata.org/wiki/Q16980","display_name":"ARM architecture","level":2,"score":0.2784999907016754},{"id":"https://openalex.org/C41036726","wikidata":"https://www.wikidata.org/wiki/Q844824","display_name":"Physical address","level":3,"score":0.26910001039505005},{"id":"https://openalex.org/C126831891","wikidata":"https://www.wikidata.org/wiki/Q221673","display_name":"Host (biology)","level":2,"score":0.26589998602867126},{"id":"https://openalex.org/C95713431","wikidata":"https://www.wikidata.org/wiki/Q631425","display_name":"Vulnerability (computing)","level":2,"score":0.2651999890804291},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.25690001249313354},{"id":"https://openalex.org/C536060405","wikidata":"https://www.wikidata.org/wiki/Q226264","display_name":"BIOS","level":2,"score":0.25200000405311584}],"mesh":[],"locations_count":1,"locations":[{"id":"pmh:oai:vtechworks.lib.vt.edu:10919/116037","doi":null,"is_oa":true,"landing_page_url":"http://hdl.handle.net/10919/116037","pdf_url":"https://vtechworks.lib.vt.edu/bitstreams/4eafbf07-2719-44ae-9ae6-5e382eec1471/download","source":{"id":"https://openalex.org/S4306400248","display_name":"VTechWorks (Virginia Tech)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I859038795","host_organization_name":"Virginia Tech","host_organization_lineage":["https://openalex.org/I859038795"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Thesis"}],"best_oa_location":{"id":"pmh:oai:vtechworks.lib.vt.edu:10919/116037","doi":null,"is_oa":true,"landing_page_url":"http://hdl.handle.net/10919/116037","pdf_url":"https://vtechworks.lib.vt.edu/bitstreams/4eafbf07-2719-44ae-9ae6-5e382eec1471/download","source":{"id":"https://openalex.org/S4306400248","display_name":"VTechWorks (Virginia Tech)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/I859038795","host_organization_name":"Virginia Tech","host_organization_lineage":["https://openalex.org/I859038795"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Thesis"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.5378999710083008,"display_name":"Industry, innovation and infrastructure"}],"study_designs":[],"awards":[{"id":"https://openalex.org/G6475414601","display_name":null,"funder_award_id":"N00014-19-1-2493","funder_id":"https://openalex.org/F4320337345","funder_display_name":"Office of Naval Research"},{"id":"https://openalex.org/G6991968366","display_name":null,"funder_award_id":"N00014-18-1-2022","funder_id":"https://openalex.org/F4320337345","funder_display_name":"Office of Naval Research"},{"id":"https://openalex.org/G8876996369","display_name":null,"funder_award_id":"N00014","funder_id":"https://openalex.org/F4320337345","funder_display_name":"Office of Naval Research"}],"funders":[{"id":"https://openalex.org/F4320337345","display_name":"Office of Naval Research","ror":"https://ror.org/00rk2pe57"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W6996559689.pdf","grobid_xml":"https://content.openalex.org/works/W6996559689.grobid-xml"},"referenced_works_count":63,"referenced_works":["https://openalex.org/W1864199185","https://openalex.org/W1997145140","https://openalex.org/W2004376136","https://openalex.org/W2008620714","https://openalex.org/W2023186718","https://openalex.org/W2028069406","https://openalex.org/W2044902313","https://openalex.org/W2062071394","https://openalex.org/W2071485804","https://openalex.org/W2091128217","https://openalex.org/W2092070931","https://openalex.org/W2094642242","https://openalex.org/W2097219246","https://openalex.org/W2106962797","https://openalex.org/W2117665131","https://openalex.org/W2127547524","https://openalex.org/W2129788823","https://openalex.org/W2143042796","https://openalex.org/W2147287841","https://openalex.org/W2150537769","https://openalex.org/W2153117227","https://openalex.org/W2160454978","https://openalex.org/W2161236508","https://openalex.org/W2168578078","https://openalex.org/W2170038405","https://openalex.org/W2171768221","https://openalex.org/W2171802648","https://openalex.org/W2264380155","https://openalex.org/W2504074749","https://openalex.org/W2604468014","https://openalex.org/W2613380095","https://openalex.org/W2759815337","https://openalex.org/W2762796393","https://openalex.org/W2889230848","https://openalex.org/W2901551283","https://openalex.org/W2952260709","https://openalex.org/W2968450015","https://openalex.org/W2984905932","https://openalex.org/W3002906487","https://openalex.org/W3012088208","https://openalex.org/W3029694715","https://openalex.org/W3034977853","https://openalex.org/W3046407074","https://openalex.org/W3097940942","https://openalex.org/W3129865007","https://openalex.org/W3132092631","https://openalex.org/W3142505176","https://openalex.org/W3147380285","https://openalex.org/W3155879802","https://openalex.org/W3175537910","https://openalex.org/W3190496320","https://openalex.org/W3193181769","https://openalex.org/W3205377733","https://openalex.org/W3205928774","https://openalex.org/W3209102573","https://openalex.org/W4230837033","https://openalex.org/W4234177455","https://openalex.org/W4238192720","https://openalex.org/W4239627457","https://openalex.org/W4241671489","https://openalex.org/W4250422783","https://openalex.org/W4256306273","https://openalex.org/W4291972732"],"related_works":["https://openalex.org/W4410810585","https://openalex.org/W7028432593","https://openalex.org/W6986220845","https://openalex.org/W2475186378","https://openalex.org/W4380875644","https://openalex.org/W2056576290","https://openalex.org/W3029694715","https://openalex.org/W2497794659","https://openalex.org/W2078375942","https://openalex.org/W7100711287"],"abstract_inverted_index":{"Heterogeneous":[0,16],"computing":[1,62],"is":[2,31,127,161],"increasingly":[3],"used":[4],"in":[5,122],"today's":[6],"datacenters":[7],"to":[8],"meet":[9],"the":[10,49,78,131,148],"increasing":[11],"computational":[12],"demands":[13],"of":[14,48,133],"applications.":[15],"hardware":[17],"typically":[18,47],"includes":[19],"CPUs,":[20,46,107],"GPUs,":[21],"ASICs,":[22],"and":[23,41,73,108,129],"FPGAs,":[24],"among":[25,117],"others.":[26],"An":[27],"important":[28],"emerging":[29],"trend":[30],"instructionset-":[32],"architecture":[33],"(ISA)-heterogeneity:":[34],"high-end":[35],"x86":[36,71],"servers":[37],"with":[38],"attached":[39],"SmartNICs":[40],"SmartSSDs":[42],"that":[43,113,145],"incorporate":[44],"general-purpose":[45],"RISC":[50],"ISA":[51,93],"family":[52],"(e.g.,":[53],"ARM,":[54],"RISC-V).":[55],"To":[56],"alleviate":[57],"resource":[58,159],"congestion":[59,160],"on":[60],"server":[61,70,158],"nodes,":[63,119],"application":[64],"workloads":[65],"can":[66],"be":[67],"scaled-out":[68],"across":[69,105],"CPUs":[72,76],"SmartNIC":[74],"ARM":[75],"using":[77,141],"distributed":[79],"shared":[80],"memory":[81,115,135],"(DSM)":[82],"abstraction.":[83],"We":[84],"present":[85],"SNIC-DSM,":[86],"a":[87,97,109],"SmartNIC-based":[88],"DSM":[89,110,150,155],"infrastructure":[90],"for":[91],"heterogeneous":[92],"machines.":[94],"SNIC-DSM":[95,126,146],"implements":[96],"low-latency":[98],"messaging":[99],"layer,":[100],"which":[101],"enables":[102],"inter-node":[103],"communication":[104],"multi-ISA":[106],"protocol":[111],"processor":[112],"provides":[114],"coherency":[116],"these":[118],"both":[120],"implemented":[121],"SmartNIC's":[123],"FPGA":[124],"logic.":[125],"reconfigurable":[128],"allows":[130],"implementation":[132],"different":[134],"consistency":[136],"protocols.":[137],"Our":[138],"experimental":[139],"studies":[140],"compute-intensive":[142],"benchmarks":[143],"reveal":[144],"outperforms":[147],"state-of-the-art":[149],"-":[151,156],"Popcorn":[152],"Linux's":[153],"software":[154],"when":[157],"high.":[162]},"counts_by_year":[],"updated_date":"2026-11-08T12:12:28.789561","created_date":"2025-10-10T00:00:00"}