{"id":"https://openalex.org/W587110482","doi":null,"title":"Static Noise Margin Analysis of SRAM Cell for High Speed Application","display_name":"Static Noise Margin Analysis of SRAM Cell for High Speed Application","publication_year":2010,"publication_date":"2010-01-01","ids":{"openalex":"https://openalex.org/W587110482","mag":"587110482"},"language":"en","primary_location":{"id":"pmh:oai:CiteSeerX.psu:10.1.1.402.7789","doi":null,"is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.402.7789","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"text"},"volume":null,"type":"article","is_traditional":true,"indexed_in":[],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060926958","display_name":"Debasis Mukherjee","orcid":"https://orcid.org/0000-0003-3958-7251","observed_orcids":["https://orcid.org/0000-0003-3958-7251"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Debasis Mukherjee","raw_affiliation_strings":[],"raw_orcid":"https://orcid.org/0000-0003-3958-7251","affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5056360652","display_name":"Hemanta Kr","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Hemanta Kr","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.8601,"has_fulltext":false,"cited_by_count":57,"citation_normalized_percentile":{"value":0.90038642,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":88,"max":99},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9829000234603882,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9829000234603882,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.01489999983459711,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.000699999975040555,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/sram-cell","display_name":"SRAM cell","score":0.9070000052452087},{"id":"https://openalex.org/keywords/static-noise-margin","display_name":"static noise margin","score":0.9990000128746033},{"id":"https://openalex.org/keywords/read-margin","display_name":"read margin","score":0.9900000095367432},{"id":"https://openalex.org/keywords/write-margin","display_name":"write margin","score":1.0},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"threshold voltage","score":0.9739999771118164},{"id":"https://openalex.org/keywords/supply-voltage-scaling","display_name":"supply voltage scaling","score":0.9169999957084656},{"id":"https://openalex.org/keywords/data-retention-voltage","display_name":"data retention voltage","score":0.9589999914169312},{"id":"https://openalex.org/keywords/transistor-sizing","display_name":"transistor sizing","score":0.8270000219345093},{"id":"https://openalex.org/keywords/high-speed-memory","display_name":"high-speed memory","score":0.8529999852180481},{"id":"https://openalex.org/keywords/0-18-mum-cmos","display_name":"0.18 \u03bcm CMOS","score":0.9850000143051147}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8633030652999878},{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.7185779809951782},{"id":"https://openalex.org/C774472","wikidata":"https://www.wikidata.org/wiki/Q6760393","display_name":"Margin (machine learning)","level":2,"score":0.7046845555305481},{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.6803972721099854},{"id":"https://openalex.org/C179499742","wikidata":"https://www.wikidata.org/wiki/Q1324892","display_name":"Noise margin","level":4,"score":0.5930342078208923},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5773606300354004},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.5440291166305542},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5422057509422302},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5046104192733765},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.448752760887146},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.43761298060417175},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.36407557129859924},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.29948222637176514},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.06088182330131531},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"pmh:oai:CiteSeerX.psu:10.1.1.402.7789","doi":null,"is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.402.7789","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"text"},{"id":"mag:587110482","doi":null,"is_oa":false,"landing_page_url":"https://www.ijcsi.org/papers/7-5-175-180.pdf","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W180379837","https://openalex.org/W1633471522","https://openalex.org/W1941518823","https://openalex.org/W1973081841","https://openalex.org/W2099231065","https://openalex.org/W2100483769","https://openalex.org/W2112062204","https://openalex.org/W2123009614","https://openalex.org/W2123278390","https://openalex.org/W2260594432","https://openalex.org/W2488145885","https://openalex.org/W2501959885","https://openalex.org/W3139721564","https://openalex.org/W3142047130","https://openalex.org/W3143002681"],"related_works":["https://openalex.org/W2031819634","https://openalex.org/W2564266207","https://openalex.org/W3202857569","https://openalex.org/W2118528827","https://openalex.org/W2110839220","https://openalex.org/W3111520195","https://openalex.org/W2398457691","https://openalex.org/W2150291080","https://openalex.org/W2046130163","https://openalex.org/W4229975144"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"the":[3,32,43,61,65,71,82,89,95,99,130,133,136],"different":[4,120],"types":[5,121],"of":[6,17,64,70,94,98,122,132,135],"analysis":[7],"such":[8],"as":[9],"noise,":[10],"voltage,":[11],"read":[12,54],"margin":[13,16],"and":[14,55,67,87],"write":[15,56],"Static":[18,38],"Random":[19],"Access":[20],"Memory":[21],"(SRAM)":[22],"cell":[23,73,101,138],"for":[24,47,139],"high-speed":[25,96,140],"application.":[26,141],"The":[27],"design":[28],"is":[29,42,58,75,106,110],"based":[30],"upon":[31],"0.18":[33],"\u00b5m":[34],"CMOS":[35],"process":[36],"technology.":[37],"Noise":[39],"Margin":[40,86],"(SNM)":[41],"most":[44],"important":[45],"parameter":[46],"memory":[48],"design.":[49],"SNM,":[50],"which":[51,125],"affects":[52],"both":[53],"margin,":[57],"related":[59],"to":[60],"threshold":[62],"voltages":[63],"NMOS":[66],"PMOS":[68],"devices":[69],"SRAM":[72,100,137],"that":[74,109],"why":[76,111],"we":[77,112,127],"have":[78,113],"analyzed":[79],"SNM":[80],"with":[81],"Read":[83],"Margin,":[84],"Write":[85],"also":[88],"Threshold":[90],"voltage.":[91],"For":[92],"demand":[93],"application":[97],"operation,":[102],"supply":[103],"voltage":[104],"scaling":[105],"often":[107],"used":[108],"done":[114],"Data":[115],"Retention":[116],"Voltage.":[117],"We":[118],"took":[119],"curve":[123],"by":[124],"straightforwardly":[126],"could":[128],"analyses":[129],"size":[131],"transistor":[134]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":6},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":9},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":7},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":7},{"year":2012,"cited_by_count":5}],"updated_date":"2026-11-12T12:28:57.059296","created_date":"2016-06-24T00:00:00"}