{"id":"https://openalex.org/W585653248","doi":null,"title":"Disciplines in Combinational and Sequential Circuit Design","display_name":"Disciplines in Combinational and Sequential Circuit Design","publication_year":1970,"publication_date":"1970-01-01","ids":{"openalex":"https://openalex.org/W585653248","mag":"585653248"},"language":"en","primary_location":{"id":"mag:585653248","doi":null,"is_oa":false,"landing_page_url":"https://ci.nii.ac.jp/ncid/BA3638419X","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":null},"volume":null,"type":"book","is_traditional":true,"indexed_in":[],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5085239205","display_name":"R. M. M. Oberman","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"R. M. M. Oberman","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":["https://openalex.org/A5085239205"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.5983,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.9009901,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9657999873161316,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9657999873161316,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.012400000356137753,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.002300000051036477,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/combinational-circuit-design","display_name":"combinational circuit design","score":0.7300000190734863},{"id":"https://openalex.org/keywords/sequential-circuit-design","display_name":"sequential circuit design","score":0.9890000224113464},{"id":"https://openalex.org/keywords/logic-design","display_name":"digital circuit design","score":0.6740000247955322},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"logic synthesis","score":0.5260000228881836}],"concepts":[{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.7056043744087219},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4866946041584015},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.21168658137321472},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.13873061537742615}],"mesh":[],"locations_count":1,"locations":[{"id":"mag:585653248","doi":null,"is_oa":false,"landing_page_url":"https://ci.nii.ac.jp/ncid/BA3638419X","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2486398529","https://openalex.org/W2962988115","https://openalex.org/W2482963182","https://openalex.org/W597622232","https://openalex.org/W2970802904","https://openalex.org/W769740574","https://openalex.org/W3143043966","https://openalex.org/W401766896","https://openalex.org/W3120405963","https://openalex.org/W1678781318"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-11-11T12:16:26.678958","created_date":"2016-06-24T00:00:00"}