{"id":"https://openalex.org/W5593215","doi":null,"title":"Data prefetching for high-performance processors","display_name":"Data prefetching for high-performance processors","publication_year":1993,"publication_date":"1993-01-11","ids":{"openalex":"https://openalex.org/W5593215","mag":"5593215"},"language":"en","primary_location":{"id":"pmh:oai:CiteSeerX.psu:10.1.1.51.3395","doi":null,"is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.51.3395","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ftp://ftp.cs.washington.edu/tr/1993/07/UW-CSE-93-07-01.PS.Z","raw_type":"text"},"volume":null,"type":"article","is_traditional":true,"indexed_in":[],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5056256074","display_name":"Tien-Fu Chen","orcid":"https://orcid.org/0000-0001-6925-893X","observed_orcids":["https://orcid.org/0000-0001-6925-893X"]},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Tien-Fu Chen","raw_affiliation_strings":["University of Washington , Seattle"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Washington , Seattle","institution_ids":["https://openalex.org/I201448701"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5056256074"],"corresponding_institution_ids":["https://openalex.org/I201448701"],"apc_list":null,"apc_paid":null,"fwci":7.1954,"has_fulltext":false,"cited_by_count":57,"citation_normalized_percentile":{"value":0.97096577,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.0010000000474974513,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.0010000000474974513,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/data-prefetching","display_name":"data prefetching","score":0.9990000128746033},{"id":"https://openalex.org/keywords/memory-latency","display_name":"memory latency","score":0.9359999895095825},{"id":"https://openalex.org/keywords/instruction-cache","display_name":"instruction cache","score":0.8320000171661377},{"id":"https://openalex.org/keywords/hardware-prefetching","display_name":"hardware prefetching","score":0.6809999942779541},{"id":"https://openalex.org/keywords/memory-access-patterns","display_name":"memory access patterns","score":0.6790000200271606},{"id":"https://openalex.org/keywords/processor-memory-performance-gap","display_name":"processor-memory performance gap","score":0.6430000066757202}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8734537363052368},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.6065949201583862},{"id":"https://openalex.org/C47487241","wikidata":"https://www.wikidata.org/wiki/Q5227230","display_name":"Data access","level":2,"score":0.5970534682273865},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.549278199672699},{"id":"https://openalex.org/C79189994","wikidata":"https://www.wikidata.org/wiki/Q3488021","display_name":"Uniprocessor system","level":3,"score":0.5068598389625549},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4977450668811798},{"id":"https://openalex.org/C133588205","wikidata":"https://www.wikidata.org/wiki/Q28455645","display_name":"Instruction prefetch","level":3,"score":0.47218218445777893},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4676223397254944},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.4557807147502899},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.4454854726791382},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3490105867385864},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.23776516318321228},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.18743127584457397},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.10049527883529663},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"pmh:oai:CiteSeerX.psu:10.1.1.51.3395","doi":null,"is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.51.3395","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ftp://ftp.cs.washington.edu/tr/1993/07/UW-CSE-93-07-01.PS.Z","raw_type":"text"},{"id":"mag:5593215","doi":null,"is_oa":false,"landing_page_url":"http://dl.acm.org/citation.cfm?id=194013","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":51,"referenced_works":["https://openalex.org/W20471428","https://openalex.org/W56593321","https://openalex.org/W112400010","https://openalex.org/W162546518","https://openalex.org/W169858420","https://openalex.org/W1555915743","https://openalex.org/W1736634110","https://openalex.org/W1769402780","https://openalex.org/W1966285605","https://openalex.org/W1969012464","https://openalex.org/W2006090396","https://openalex.org/W2007218891","https://openalex.org/W2023200270","https://openalex.org/W2029618796","https://openalex.org/W2040768315","https://openalex.org/W2044604658","https://openalex.org/W2049719248","https://openalex.org/W2067583614","https://openalex.org/W2078081736","https://openalex.org/W2081040934","https://openalex.org/W2096956970","https://openalex.org/W2101735776","https://openalex.org/W2103330947","https://openalex.org/W2105823594","https://openalex.org/W2106626405","https://openalex.org/W2109494528","https://openalex.org/W2112371246","https://openalex.org/W2119341824","https://openalex.org/W2119410522","https://openalex.org/W2119609467","https://openalex.org/W2121619519","https://openalex.org/W2125424217","https://openalex.org/W2130363691","https://openalex.org/W2131454290","https://openalex.org/W2133486861","https://openalex.org/W2138610892","https://openalex.org/W2139868052","https://openalex.org/W2143285027","https://openalex.org/W2147889335","https://openalex.org/W2154790323","https://openalex.org/W2156007977","https://openalex.org/W2157364313","https://openalex.org/W2157758640","https://openalex.org/W2159717773","https://openalex.org/W2163196718","https://openalex.org/W2163820265","https://openalex.org/W2165986258","https://openalex.org/W2166639949","https://openalex.org/W2171006257","https://openalex.org/W2294693415","https://openalex.org/W3149658335"],"related_works":["https://openalex.org/W2125305952","https://openalex.org/W2128462109","https://openalex.org/W7095384062","https://openalex.org/W2183393469","https://openalex.org/W7098610731","https://openalex.org/W7099730134","https://openalex.org/W7096775906","https://openalex.org/W7098883909","https://openalex.org/W1511400919","https://openalex.org/W4230119368"],"abstract_inverted_index":{"Recent":[0],"technological":[1],"advances":[2],"are":[3],"such":[4],"that":[5,43],"the":[6,45,66,93,96,114,117,121],"gap":[7],"between":[8],"processor":[9,31],"cycle":[10,14],"times":[11,15],"and":[12,38,98,106],"memory":[13,24,60],"is":[16,69],"growing.":[17],"Techniques":[18],"to":[19,70],"reduce":[20],"or":[21],"tolerate":[22],"large":[23],"latencies":[25],"become":[26],"essential":[27],"for":[28,58],"achieving":[29],"high":[30],"utilization.":[32],"In":[33],"this":[34],"dissertation,":[35],"we":[36,51],"propose":[37,52],"evaluate":[39,120],"data":[40,46,55,74],"prefetching":[41,56,67],"techniques":[42],"address":[44],"access":[47,75],"penalty":[48],"problems.":[49],"First,":[50],"a":[53,78,103,107],"hardware-based":[54],"approach":[57],"reducing":[59],"latency.":[61],"The":[62],"basic":[63],"idea":[64],"of":[65,73,92,95,116],"scheme":[68],"keep":[71],"track":[72],"patterns":[76],"in":[77],"reference":[79],"prediction":[80],"table":[81],"(RPT)":[82],"organized":[83],"as":[84],"an":[85],"instruction":[86],"cache.":[87],"It":[88],"includes":[89],"three":[90,122],"variations":[91],"design":[94],"RPT":[97],"associated":[99],"logic:":[100],"generic":[101],"design,":[102],"lookahead":[104],"mechanism,":[105],"correlated":[108],"scheme.":[109],"They":[110],"differ":[111],"mostly":[112],"on":[113],"timing":[115],"prefetching.":[118],"We":[119],"schemes":[123],"by":[124],"...":[125]},"counts_by_year":[],"updated_date":"2026-11-04T10:54:05.112534","created_date":"2016-06-24T00:00:00"}