{"id":"https://openalex.org/W53570214","doi":null,"title":"A complete Digital Design and Test Flow in an Academic Environment","display_name":"A complete Digital Design and Test Flow in an Academic Environment","publication_year":2002,"publication_date":"2002-11-29","ids":{"openalex":"https://openalex.org/W53570214","mag":"53570214"},"language":"en","primary_location":{"id":"pmh:oai:ris.utwente.nl:openaire/5de78585-59ec-4fd5-8147-0b83bfe08dd0","doi":null,"is_oa":true,"landing_page_url":"https://research.utwente.nl/files/314719953/A_Complete_Digital_Design_and_Test_Flow.pdf","pdf_url":"https://ris.utwente.nl/ws/files/314719953/A_Complete_Digital_Design_and_Test_Flow.pdf","source":{"id":"https://openalex.org/S4406922991","display_name":"University of Twente Research Information","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Weusthof, M H H, Tijink, R M W & Kerkhoff, H G 2002, A complete Digital Design and Test Flow in an Academic Environment. in Proceedings ProRISC 2002. pp. 551-555, 13th Workshop on Circuits, Systems and Signal Processing, ProRISC 2002, Veldhoven, Netherlands, 28/11/02.","raw_type":"info:eu-repo/semantics/conferenceObject"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":[],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://ris.utwente.nl/ws/files/314719953/A_Complete_Digital_Design_and_Test_Flow.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5086782800","display_name":"Marcel H.H. Weusthof","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Marcel H.H. Weusthof","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015150218","display_name":"R.M.W. Tijink","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"R.M.W. Tijink","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5063280452","display_name":"Hans G. Kerkhoff","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Hans G. Kerkhoff","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":{"value":0.00061866,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"551","last_page":"555"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9843999743461609,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9843999743461609,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.0026000000070780516,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.0019000000320374966,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"automatic test pattern generation","score":0.9430000185966492},{"id":"https://openalex.org/keywords/test-vector-generation","display_name":"test vector generation","score":0.8629999756813049},{"id":"https://openalex.org/keywords/prototype-analysis","display_name":"prototype analysis","score":0.824999988079071}],"concepts":[{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.6183722615242004},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4535461664199829},{"id":"https://openalex.org/C38349280","wikidata":"https://www.wikidata.org/wiki/Q1434290","display_name":"Flow (mathematics)","level":2,"score":0.4100247621536255},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2360559105873108},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.13955435156822205},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"pmh:oai:ris.utwente.nl:openaire/5de78585-59ec-4fd5-8147-0b83bfe08dd0","doi":null,"is_oa":true,"landing_page_url":"https://research.utwente.nl/files/314719953/A_Complete_Digital_Design_and_Test_Flow.pdf","pdf_url":"https://ris.utwente.nl/ws/files/314719953/A_Complete_Digital_Design_and_Test_Flow.pdf","source":{"id":"https://openalex.org/S4406922991","display_name":"University of Twente Research Information","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Weusthof, M H H, Tijink, R M W & Kerkhoff, H G 2002, A complete Digital Design and Test Flow in an Academic Environment. in Proceedings ProRISC 2002. pp. 551-555, 13th Workshop on Circuits, Systems and Signal Processing, ProRISC 2002, Veldhoven, Netherlands, 28/11/02.","raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.9.5947","doi":null,"is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.9.5947","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.stw.nl/programmas/prorisc/proc2000/../proc-2002/weusthof.pdf","raw_type":"text"},{"id":"pmh:ut:oai:ris.utwente.nl:publications/5de78585-59ec-4fd5-8147-0b83bfe08dd0","doi":null,"is_oa":false,"landing_page_url":"https://research.utwente.nl/en/publications/a-complete-digital-design-and-test-flow-in-an-academic-environment(5de78585-59ec-4fd5-8147-0b83bfe08dd0).html","pdf_url":null,"source":{"id":"https://openalex.org/S4406922991","display_name":"University of Twente Research Information","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Proceedings Prorisc 2002, 551 - 555","raw_type":"info:eu-repo/semantics/conferencepaper"},{"id":"mag:53570214","doi":null,"is_oa":false,"landing_page_url":"https://research.utwente.nl/en/publications/a-complete-digital-design-and-test-flow-in-an-academic-environmen","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":null}],"best_oa_location":{"id":"pmh:oai:ris.utwente.nl:openaire/5de78585-59ec-4fd5-8147-0b83bfe08dd0","doi":null,"is_oa":true,"landing_page_url":"https://research.utwente.nl/files/314719953/A_Complete_Digital_Design_and_Test_Flow.pdf","pdf_url":"https://ris.utwente.nl/ws/files/314719953/A_Complete_Digital_Design_and_Test_Flow.pdf","source":{"id":"https://openalex.org/S4406922991","display_name":"University of Twente Research Information","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Weusthof, M H H, Tijink, R M W & Kerkhoff, H G 2002, A complete Digital Design and Test Flow in an Academic Environment. in Proceedings ProRISC 2002. pp. 551-555, 13th Workshop on Circuits, Systems and Signal Processing, ProRISC 2002, Veldhoven, Netherlands, 28/11/02.","raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W53570214.pdf","grobid_xml":"https://content.openalex.org/works/W53570214.grobid-xml"},"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2738015630","https://openalex.org/W2142526494","https://openalex.org/W4245950175","https://openalex.org/W2168820524","https://openalex.org/W1596088482","https://openalex.org/W2144224777","https://openalex.org/W7206820084","https://openalex.org/W2737596766","https://openalex.org/W2736336393","https://openalex.org/W1835747376"],"abstract_inverted_index":{"This":[0],"paper":[1],"shows":[2],"an":[3,14],"automated":[4],"flow":[5,89],"to":[6],"generate":[7],"test":[8,72,94],"vectors":[9,95],"for":[10,25,43,47,100],"digital":[11,102],"IC-designs":[12],"in":[13,74],"academic":[15],"environment.":[16],"The":[17,30,87],"tool":[18],"\u201cTetramax\u201d":[19],"from":[20],"Synopsys":[21],"has":[22],"been":[23,63],"used":[24,88],"Automatic":[26],"Test":[27],"Pattern":[28],"Generation.":[29],"ATS200":[31],"hardware":[32],"verification":[33],"tester":[34],"together":[35],"with":[36],"IMS":[37],"software":[38],"provides":[39],"a":[40,75],"structured":[41],"environment":[42],"prototype":[44],"analysis":[45],"and":[46,78,96],"real-time":[48],"comparison":[49],"of":[50,93],"the":[51,55,83,91],"design":[52],"performance":[53],"against":[54],"simulated":[56],"data":[57],"output.":[58],"Its":[59],"diagnostic":[60],"capabilities":[61],"have":[62],"verified":[64],"by":[65],"hardware-based":[66],"emulating":[67],"stuck-at":[68],"faults":[69],"at":[70],"various":[71],"points":[73],"demonstrator":[76],"chip":[77],"we":[79],"subsequently":[80],"traced":[81],"back":[82],"introduced":[84],"fault":[85],"successfully.":[86],"simplifies":[90],"generation":[92],"subsequent":[97],"debugging,":[98],"especially":[99],"large":[101],"integrated":[103],"circuits.":[104]},"counts_by_year":[],"updated_date":"2026-11-12T12:28:57.059296","created_date":"2016-06-24T00:00:00"}