{"id":"https://openalex.org/W47506452","doi":null,"title":"Functional Verification of System on Chips-Practices, Issues and Challenges (Tutorial Abstract).","display_name":"Functional Verification of System on Chips-Practices, Issues and Challenges (Tutorial Abstract).","publication_year":2002,"publication_date":"2002-01-01","ids":{"openalex":"https://openalex.org/W47506452","mag":"47506452"},"language":"en","primary_location":{"id":"mag:47506452","doi":null,"is_oa":false,"landing_page_url":"https://dblp.uni-trier.de/db/conf/vlsid/vlsid2002.html#RoyRCNR02","pdf_url":null,"source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","jufo-1","poland-40"],"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869","https://openalex.org/P4310320595"],"host_organization_lineage_names":["Hindawi Publishing Corporation","Wiley"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":"VLSI design","raw_type":null},"volume":null,"type":"article","is_traditional":true,"indexed_in":[],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020532266","display_name":"Subir Kumar Roy","orcid":"https://orcid.org/0000-0002-3554-1312","observed_orcids":["https://orcid.org/0000-0002-3554-1312"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Subir Kumar Roy","raw_affiliation_strings":[],"raw_orcid":"https://orcid.org/0000-0002-3554-1312","affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081333705","display_name":"S. Ramesh","orcid":"https://orcid.org/0000-0003-1361-8224","observed_orcids":["https://orcid.org/0000-0003-1361-8224"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"S. Ramesh","raw_affiliation_strings":[],"raw_orcid":"https://orcid.org/0000-0003-1361-8224","affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089236765","display_name":"Supratik Chakraborty","orcid":"https://orcid.org/0000-0002-7527-7675","observed_orcids":["https://orcid.org/0000-0002-7527-7675"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Supratik Chakraborty","raw_affiliation_strings":[],"raw_orcid":"https://orcid.org/0000-0002-7527-7675","affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087997458","display_name":"Tsuneo Nakata","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Tsuneo Nakata","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5111449373","display_name":"Sreeranga P. Rajan","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Sreeranga P. Rajan","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0073542,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"11","last_page":"13"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.573199987411499,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.573199987411499,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.3481000065803528,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.02590000070631504,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/functional-verification","display_name":"functional verification","score":0.9639999866485596},{"id":"https://openalex.org/keywords/system-on-chip","display_name":"system-on-chip","score":0.796999990940094},{"id":"https://openalex.org/keywords/soc-verification","display_name":"SoC verification","score":0.6819999814033508},{"id":"https://openalex.org/keywords/verification-practices","display_name":"verification practices","score":0.5270000100135803}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.585538387298584},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.44403451681137085},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3376352787017822},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.33594822883605957},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23050916194915771}],"mesh":[],"locations_count":1,"locations":[{"id":"mag:47506452","doi":null,"is_oa":false,"landing_page_url":"https://dblp.uni-trier.de/db/conf/vlsid/vlsid2002.html#RoyRCNR02","pdf_url":null,"source":{"id":"https://openalex.org/S81291924","display_name":"VLSI design","issn_l":"1026-7123","issn":["1026-7123","1065-514X","1563-5171"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","jufo-1","poland-40"],"host_organization":"https://openalex.org/P4310319869","host_organization_name":"Hindawi Publishing Corporation","host_organization_lineage":["https://openalex.org/P4310319869","https://openalex.org/P4310320595"],"host_organization_lineage_names":["Hindawi Publishing Corporation","Wiley"],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false,"raw_source_name":"VLSI design","raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W1521445597","https://openalex.org/W2183231635","https://openalex.org/W1490819086","https://openalex.org/W2504036876","https://openalex.org/W3142804691","https://openalex.org/W150310312","https://openalex.org/W2098515451","https://openalex.org/W1541388768","https://openalex.org/W2077462114","https://openalex.org/W2086053354"],"abstract_inverted_index":null,"counts_by_year":[],"updated_date":"2026-08-15T07:11:24.734988","created_date":"2016-06-24T00:00:00"}