{"id":"https://openalex.org/W4414547441","doi":"https://doi.org/10.3724/sp.j.1089.2023.19443","title":"Parallel Logic Simulation for Functional Test","display_name":"Parallel Logic Simulation for Functional Test","publication_year":2023,"publication_date":"2023-05-01","ids":{"openalex":"https://openalex.org/W4414547441","doi":"https://doi.org/10.3724/sp.j.1089.2023.19443"},"language":"en","primary_location":{"id":"doi:10.3724/sp.j.1089.2023.19443","doi":"https://doi.org/10.3724/sp.j.1089.2023.19443","is_oa":true,"landing_page_url":"https://doi.org/10.3724/sp.j.1089.2023.19443","pdf_url":"https://www.sciengine.com/doi/pdf/E8EE6EF0882D42EAB84E32FD722AC515","source":{"id":"https://openalex.org/S4210220856","display_name":"Journal of Computer-Aided Design & Computer Graphics","issn_l":"1003-9775","issn":["1003-9775"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","poland-20","russia-white-list-4"],"host_organization":"https://openalex.org/P4310319982","host_organization_name":"Science Press","host_organization_lineage":["https://openalex.org/P4310319982"],"host_organization_lineage_names":["Science Press"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Computer-Aided Design & Computer Graphics","raw_type":"journal-article"},"volume":null,"type":"article","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"bronze","oa_url":"https://www.sciengine.com/doi/pdf/E8EE6EF0882D42EAB84E32FD722AC515","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080887026","display_name":"Liyang Lai","orcid":"https://orcid.org/0000-0003-1041-8980","observed_orcids":["https://orcid.org/0000-0003-1041-8980"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Liyang Lai","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079051430","display_name":"Yuxin Yang","orcid":"https://orcid.org/0000-0002-9975-7139","observed_orcids":["https://orcid.org/0000-0002-9975-7139"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Yuxin Yang","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100768288","display_name":"Huawei Li","orcid":"https://orcid.org/0000-0001-8082-4218","observed_orcids":["https://orcid.org/0000-0001-8082-4218"]},"institutions":[{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"government","lineage":["https://openalex.org/I19820366"]},{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]},{"id":"https://openalex.org/I4391767888","display_name":"State Key Laboratory of Computer Architecture","ror":"https://ror.org/02pq9w205","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176","https://openalex.org/I4391767888"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Huawei Li","raw_affiliation_strings":[") ( State Key Laboratory of Computer Architecture , Institute of Computing Technology , Chinese Academy of Sciences , Beijing 100190"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":") ( State Key Laboratory of Computer Architecture , Institute of Computing Technology , Chinese Academy of Sciences , Beijing 100190","institution_ids":["https://openalex.org/I19820366","https://openalex.org/I4210090176","https://openalex.org/I4391767888"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5027794809","display_name":"Xiaoze Lin","orcid":"https://orcid.org/0000-0001-7512-5746","observed_orcids":["https://orcid.org/0000-0001-7512-5746"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Xiaoze Lin","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":{"value":0.2427722,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"35","issue":"5","first_page":"803","last_page":"810"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.7372999787330627,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.7372999787330627,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.16110000014305115,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.03099999949336052,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/parallel-logic-simulation","display_name":"parallel logic simulation","score":0.9980000257492065},{"id":"https://openalex.org/keywords/functional-testing","display_name":"functional testing","score":0.8169999718666077},{"id":"https://openalex.org/keywords/digital-circuit-simulation","display_name":"digital circuit simulation","score":0.5690000057220459},{"id":"https://openalex.org/keywords/task-parallelism","display_name":"task parallelism","score":0.8320000171661377},{"id":"https://openalex.org/keywords/heterogeneous-computing","display_name":"heterogeneous computing","score":0.800000011920929},{"id":"https://openalex.org/keywords/multi-core-processors","display_name":"multi-core processors","score":0.7590000033378601},{"id":"https://openalex.org/keywords/scalability","display_name":"scalability","score":0.39800000190734863}],"concepts":[{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.8396000266075134},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7785999774932861},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6189000010490417},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.5300999879837036},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.505299985408783},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.4332999885082245},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.41850000619888306},{"id":"https://openalex.org/C134765980","wikidata":"https://www.wikidata.org/wiki/Q879126","display_name":"Bitwise operation","level":2,"score":0.4065000116825104},{"id":"https://openalex.org/C64859876","wikidata":"https://www.wikidata.org/wiki/Q173673","display_name":"Logic simulation","level":3,"score":0.40369999408721924},{"id":"https://openalex.org/C21442007","wikidata":"https://www.wikidata.org/wiki/Q1027879","display_name":"Graphics","level":2,"score":0.3887999951839447},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.35920000076293945},{"id":"https://openalex.org/C2776401178","wikidata":"https://www.wikidata.org/wiki/Q12050496","display_name":"Feature (linguistics)","level":2,"score":0.3497999906539917},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.34869998693466187},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.34709998965263367},{"id":"https://openalex.org/C17020691","wikidata":"https://www.wikidata.org/wiki/Q139677","display_name":"Operator (biology)","level":5,"score":0.34630000591278076},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.3402999937534332},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.33889999985694885},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.33059999346733093},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.32330000400543213},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.314300000667572},{"id":"https://openalex.org/C120373497","wikidata":"https://www.wikidata.org/wiki/Q1087987","display_name":"Parallel algorithm","level":2,"score":0.3028999865055084},{"id":"https://openalex.org/C106515295","wikidata":"https://www.wikidata.org/wiki/Q26806595","display_name":"Parallel processing","level":2,"score":0.2973000109195709},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.29190000891685486},{"id":"https://openalex.org/C2779662365","wikidata":"https://www.wikidata.org/wiki/Q5416694","display_name":"Event (particle physics)","level":2,"score":0.2906999886035919},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.28349998593330383},{"id":"https://openalex.org/C86111242","wikidata":"https://www.wikidata.org/wiki/Q859595","display_name":"Coprocessor","level":2,"score":0.2637999951839447},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.2619999945163727},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.2547999918460846},{"id":"https://openalex.org/C128838566","wikidata":"https://www.wikidata.org/wiki/Q275603","display_name":"Logic programming","level":2,"score":0.2506999969482422}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.3724/sp.j.1089.2023.19443","doi":"https://doi.org/10.3724/sp.j.1089.2023.19443","is_oa":true,"landing_page_url":"https://doi.org/10.3724/sp.j.1089.2023.19443","pdf_url":"https://www.sciengine.com/doi/pdf/E8EE6EF0882D42EAB84E32FD722AC515","source":{"id":"https://openalex.org/S4210220856","display_name":"Journal of Computer-Aided Design & Computer Graphics","issn_l":"1003-9775","issn":["1003-9775"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","poland-20","russia-white-list-4"],"host_organization":"https://openalex.org/P4310319982","host_organization_name":"Science Press","host_organization_lineage":["https://openalex.org/P4310319982"],"host_organization_lineage_names":["Science Press"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Computer-Aided Design & Computer Graphics","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.3724/sp.j.1089.2023.19443","doi":"https://doi.org/10.3724/sp.j.1089.2023.19443","is_oa":true,"landing_page_url":"https://doi.org/10.3724/sp.j.1089.2023.19443","pdf_url":"https://www.sciengine.com/doi/pdf/E8EE6EF0882D42EAB84E32FD722AC515","source":{"id":"https://openalex.org/S4210220856","display_name":"Journal of Computer-Aided Design & Computer Graphics","issn_l":"1003-9775","issn":["1003-9775"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","poland-20","russia-white-list-4"],"host_organization":"https://openalex.org/P4310319982","host_organization_name":"Science Press","host_organization_lineage":["https://openalex.org/P4310319982"],"host_organization_lineage_names":["Science Press"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Journal of Computer-Aided Design & Computer Graphics","raw_type":"journal-article"},"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4414547441.pdf","grobid_xml":"https://content.openalex.org/works/W4414547441.grobid-xml"},"referenced_works_count":10,"referenced_works":["https://openalex.org/W2038130183","https://openalex.org/W2075943092","https://openalex.org/W2095266728","https://openalex.org/W2102591716","https://openalex.org/W2107911628","https://openalex.org/W2133250872","https://openalex.org/W2152406824","https://openalex.org/W2159481344","https://openalex.org/W3094343833","https://openalex.org/W3146952922"],"related_works":["https://openalex.org/W2171587453","https://openalex.org/W2059896017","https://openalex.org/W3094343833","https://openalex.org/W2165321970","https://openalex.org/W4233502411","https://openalex.org/W1978722149","https://openalex.org/W4251185859","https://openalex.org/W2743845984","https://openalex.org/W1693881312","https://openalex.org/W2053994631"],"abstract_inverted_index":{"To":[0],"improve":[1],"the":[2,26,38,47,90,104,109,112],"efficiency":[3],"of":[4,17,29,60,79,96,111],"functional":[5,70],"test":[6,71],"simulation":[7,20],"in":[8,35,43],"digital":[9],"systems":[10],"with":[11,83],"good":[12],"performance":[13,94],"scalability,":[14],"an":[15],"algorithm":[16,39],"parallel":[18],"logic":[19],"is":[21,106],"proposed.":[22],"By":[23],"tailoring":[24],"to":[25,89,98,108],"architectural":[27],"feature":[28],"graphics":[30],"cards":[31],"and":[32,50,68,81],"multi-core":[33],"microprocessors":[34],"heterogeneous":[36],"computing,":[37],"combines":[40],"task":[41],"parallelism":[42],"gate":[44,64],"evaluation":[45],"at":[46],"same":[48],"level":[49],"a":[51,93],"race-tolerant":[52],"mechanism":[53],"for":[54],"event":[55],"management.":[56],"It":[57],"makes":[58],"use":[59],"bitwise":[61],"logical":[62],"operation-based":[63],"evaluation,":[65],"frame-based":[66],"simulation,":[67],"VCD-based":[69],"stimulus.":[72],"Experiments":[73],"are":[74],"conducted":[75],"on":[76],"open-source":[77],"circuits":[78],"openMSP":[80],"ISCAS89":[82],"over":[84],"one":[85],"million":[86],"gates.":[87],"Compared":[88],"single-threaded":[91],"algorithm,":[92],"speedup":[95,105],"8.9":[97],"86.8":[99],"can":[100],"be":[101],"achieved;":[102],"moreover,":[103],"proportional":[107],"size":[110],"circuit.":[113]},"counts_by_year":[],"updated_date":"2026-08-25T07:29:55.448023","created_date":"2025-10-10T00:00:00"}