{"id":"https://openalex.org/W4414463516","doi":"https://doi.org/10.1109/conit65521.2025.11167574","title":"Low-Complex Architecture for Parameter Extraction From EEG-Based Phase Lag Index Function Connectivity Matrix","display_name":"Low-Complex Architecture for Parameter Extraction From EEG-Based Phase Lag Index Function Connectivity Matrix","publication_year":2025,"publication_date":"2025-06-20","ids":{"openalex":"https://openalex.org/W4414463516","doi":"https://doi.org/10.1109/conit65521.2025.11167574"},"language":"en","primary_location":{"id":"doi:10.1109/conit65521.2025.11167574","doi":"https://doi.org/10.1109/conit65521.2025.11167574","is_oa":false,"landing_page_url":"https://doi.org/10.1109/conit65521.2025.11167574","pdf_url":null,"source":{"id":"https://openalex.org/S4363607811","display_name":"International Conference on Intelligent Technologies (CONIT)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 5th International Conference on Intelligent Technologies (CONIT)","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5063379273","display_name":"I.Naurin Bahadur","orcid":"https://orcid.org/0009-0002-1307-9179","observed_orcids":["https://orcid.org/0009-0002-1307-9179"]},"institutions":[{"id":"https://openalex.org/I121750182","display_name":"National Institute of Technology Warangal","ror":"https://ror.org/017ebfz38","country_code":"IN","type":"education","lineage":["https://openalex.org/I121750182"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"I.Naurin Bahadur","raw_affiliation_strings":["National Institute of Technology,Department of Electronics and Communication,Warangal"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Institute of Technology,Department of Electronics and Communication,Warangal","institution_ids":["https://openalex.org/I121750182"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112512340","display_name":"Lakshmi Boppana","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I121750182","display_name":"National Institute of Technology Warangal","ror":"https://ror.org/017ebfz38","country_code":"IN","type":"education","lineage":["https://openalex.org/I121750182"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Lakshmi Boppana","raw_affiliation_strings":["National Institute of Technology,Department of Electronics and Communication,Warangal"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Institute of Technology,Department of Electronics and Communication,Warangal","institution_ids":["https://openalex.org/I121750182"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I121750182"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.24967235,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10241","display_name":"Functional Brain Connectivity Studies","score":0.23409999907016754,"subfield":{"id":"https://openalex.org/subfields/2805","display_name":"Cognitive Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},"topics":[{"id":"https://openalex.org/T10241","display_name":"Functional Brain Connectivity Studies","score":0.23409999907016754,"subfield":{"id":"https://openalex.org/subfields/2805","display_name":"Cognitive Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T10429","display_name":"EEG and Brain-Computer Interfaces","score":0.2320999950170517,"subfield":{"id":"https://openalex.org/subfields/2805","display_name":"Cognitive Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.11710000038146973,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-lag-index","display_name":"phase lag index","score":0.8920000195503235},{"id":"https://openalex.org/keywords/electroencephalography","display_name":"EEG","score":0.8299999833106995},{"id":"https://openalex.org/keywords/fpga-implementation","display_name":"FPGA implementation","score":0.6460000276565552},{"id":"https://openalex.org/keywords/asic-synthesis","display_name":"ASIC synthesis","score":0.6700000166893005},{"id":"https://openalex.org/keywords/low-complexity-hardware-architecture","display_name":"low-complexity hardware architecture","score":0.7799999713897705},{"id":"https://openalex.org/keywords/power-and-area-optimization","display_name":"power and area optimization","score":0.6480000019073486}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6281999945640564},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.6193000078201294},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6176000237464905},{"id":"https://openalex.org/C106487976","wikidata":"https://www.wikidata.org/wiki/Q685816","display_name":"Matrix (chemical analysis)","level":2,"score":0.5407999753952026},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.4864000082015991},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.45910000801086426},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4413999915122986},{"id":"https://openalex.org/C3018011982","wikidata":"https://www.wikidata.org/wiki/Q7316120","display_name":"Functional connectivity","level":2,"score":0.4212000072002411},{"id":"https://openalex.org/C163561899","wikidata":"https://www.wikidata.org/wiki/Q1994977","display_name":"Logical matrix","level":3,"score":0.4058000147342682},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.39070001244544983},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.38749998807907104},{"id":"https://openalex.org/C17349429","wikidata":"https://www.wikidata.org/wiki/Q1049914","display_name":"Matrix multiplication","level":3,"score":0.3840999901294708},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3765999972820282},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3578999936580658},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.3443000018596649},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.33970001339912415},{"id":"https://openalex.org/C14036430","wikidata":"https://www.wikidata.org/wiki/Q3736076","display_name":"Function (biology)","level":2,"score":0.33149999380111694},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3310999870300293},{"id":"https://openalex.org/C522805319","wikidata":"https://www.wikidata.org/wiki/Q179965","display_name":"Electroencephalography","level":2,"score":0.3149000108242035},{"id":"https://openalex.org/C88230418","wikidata":"https://www.wikidata.org/wiki/Q131476","display_name":"Graph theory","level":2,"score":0.3102000057697296},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3000999987125397},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.2939000129699707},{"id":"https://openalex.org/C153180895","wikidata":"https://www.wikidata.org/wiki/Q7148389","display_name":"Pattern recognition (psychology)","level":2,"score":0.2890999913215637},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.28760001063346863},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.2870999872684479},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.28139999508857727},{"id":"https://openalex.org/C44280652","wikidata":"https://www.wikidata.org/wiki/Q104837","display_name":"Phase (matter)","level":2,"score":0.27900001406669617},{"id":"https://openalex.org/C4725764","wikidata":"https://www.wikidata.org/wiki/Q844704","display_name":"Extraction (chemistry)","level":2,"score":0.27059999108314514},{"id":"https://openalex.org/C65232700","wikidata":"https://www.wikidata.org/wiki/Q5656403","display_name":"Hardware architecture","level":3,"score":0.27000001072883606},{"id":"https://openalex.org/C42355184","wikidata":"https://www.wikidata.org/wiki/Q1361088","display_name":"Matrix decomposition","level":3,"score":0.2685000002384186},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.25780001282691956},{"id":"https://openalex.org/C52622490","wikidata":"https://www.wikidata.org/wiki/Q1026626","display_name":"Feature extraction","level":2,"score":0.2574000060558319},{"id":"https://openalex.org/C106937863","wikidata":"https://www.wikidata.org/wiki/Q7236518","display_name":"Power graph analysis","level":3,"score":0.2526000142097473}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/conit65521.2025.11167574","doi":"https://doi.org/10.1109/conit65521.2025.11167574","is_oa":false,"landing_page_url":"https://doi.org/10.1109/conit65521.2025.11167574","pdf_url":null,"source":{"id":"https://openalex.org/S4363607811","display_name":"International Conference on Intelligent Technologies (CONIT)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 5th International Conference on Intelligent Technologies (CONIT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"sustainable_development_goals_aurora":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1838546602","https://openalex.org/W1914540552","https://openalex.org/W1981794132","https://openalex.org/W1990207779","https://openalex.org/W2004482271","https://openalex.org/W2026445082","https://openalex.org/W2047660230","https://openalex.org/W2109582949","https://openalex.org/W2109749221","https://openalex.org/W2140848476","https://openalex.org/W2144394309","https://openalex.org/W2160703960","https://openalex.org/W2162063828","https://openalex.org/W2162377366","https://openalex.org/W2606408532","https://openalex.org/W2760562887","https://openalex.org/W2979327234","https://openalex.org/W3112149577","https://openalex.org/W3136907916"],"related_works":[],"abstract_inverted_index":{"Design":[0],"a":[1,22,54,133],"low-complex":[2],"architecture":[3,27,60,90,128],"for":[4,44,53],"extraction":[5],"of":[6,65,68,82,102,119],"graph":[7],"theoretic":[8],"parameters":[9,37,50,141],"from":[10,142],"electroencephalography":[11],"(EEG)":[12],"based":[13],"PLI":[14,23,46],"functional":[15,24,134,144],"connectivity":[16,25,135,145],"matrix":[17,26,47,136,146],"quantitative.":[18],"In":[19],"this":[20],"paper,":[21],"is":[28,91,129],"optimized,":[29],"and":[30,33,48,73,115,137,151],"less":[31,34,149],"computation":[32],"complex":[35],"graphtheoretic":[36],"architectures":[38,43],"are":[39],"proposed.":[40],"The":[41,59,88,126],"proposed":[42,89,127],"the":[45,74,139,143],"graph-theoretic":[49,140],"were":[51],"developed":[52],"19":[55],"-channel":[56],"EEG":[57],"system.":[58],"consumes":[61,111],"about":[62,77],"$72":[63],"\\%$":[64],"logical":[66],"resources":[67],"FPGA":[69],"board":[70],"Artix7":[71],"(xc7a200tfbg484-2L)":[72],"latency":[75],"takes":[76],"$\\mathbf{6":[78],"8}":[79],"\\mu$":[80],"s":[81],"with":[83,121],"27":[84,112],"MHz":[85,123],"operating":[86,124],"frequency.":[87,125],"also":[92],"synthesized":[93],"using":[94],"Synopsys":[95],"tools":[96],"employing":[97],"90":[98],"nm":[99],"cell":[100],"libraries":[101],"CMOS":[103],"Application":[104],"Specific":[105],"Integrated":[106],"Circuit":[107],"(ASIC)":[108],"technology.":[109],"It":[110],"mW":[113],"power":[114],"$25327":[116],"\\mu":[117],"\\mathrm{~m}^{2}$":[118],"area":[120,150],"56":[122],"able":[130],"to":[131],"construct":[132],"determine":[138],"by":[147],"consuming":[148],"power.":[152]},"counts_by_year":[],"updated_date":"2026-10-05T09:50:58.205359","created_date":"2025-10-10T00:00:00"}