{"id":"https://openalex.org/W4411030786","doi":"https://doi.org/10.14445/23488549/ijece-v12i5p109","title":"A Fast FPGA-Based Implementation of Linear and Non-Linear Image Filters","display_name":"A Fast FPGA-Based Implementation of Linear and Non-Linear Image Filters","publication_year":2025,"publication_date":"2025-05-31","ids":{"openalex":"https://openalex.org/W4411030786","doi":"https://doi.org/10.14445/23488549/ijece-v12i5p109"},"language":"en","primary_location":{"id":"doi:10.14445/23488549/ijece-v12i5p109","doi":"https://doi.org/10.14445/23488549/ijece-v12i5p109","is_oa":true,"landing_page_url":"https://doi.org/10.14445/23488549/ijece-v12i5p109","pdf_url":"https://www.internationaljournalssrg.org/../IJECE/2025/Volume12-Issue5/IJECE-V12I5P109.pdf","source":{"id":"https://openalex.org/S4210174265","display_name":"International Journal of Electronics and Communication Engineering","issn_l":"2348-8549","issn":["2348-8549","2349-9184"],"is_oa":true,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Electronics and Communication Engineering","raw_type":"journal-article"},"volume":null,"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"diamond","oa_url":"https://www.internationaljournalssrg.org/../IJECE/2025/Volume12-Issue5/IJECE-V12I5P109.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5117831012","display_name":"Riddhesh Veling","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4405260832","display_name":"St. Francis Institute of Technology","ror":"https://ror.org/04bknqa63","country_code":"IN","type":"education","lineage":["https://openalex.org/I4405260832"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Riddhesh Veling","raw_affiliation_strings":["Department of Electronics and Telecommunication , St. Francis Institute of Technology , Maharashtra , India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Telecommunication , St. Francis Institute of Technology , Maharashtra , India","institution_ids":["https://openalex.org/I4405260832"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109491934","display_name":"Aditya Vishwakarma","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4405260832","display_name":"St. Francis Institute of Technology","ror":"https://ror.org/04bknqa63","country_code":"IN","type":"education","lineage":["https://openalex.org/I4405260832"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Aditya Vishwakarma","raw_affiliation_strings":["Department of Electronics and Telecommunication , St. Francis Institute of Technology , Maharashtra , India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Telecommunication , St. Francis Institute of Technology , Maharashtra , India","institution_ids":["https://openalex.org/I4405260832"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Shreyash Tiwari","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4405260832","display_name":"St. Francis Institute of Technology","ror":"https://ror.org/04bknqa63","country_code":"IN","type":"education","lineage":["https://openalex.org/I4405260832"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Shreyash Tiwari","raw_affiliation_strings":["Department of Electronics and Telecommunication , St. Francis Institute of Technology , Maharashtra , India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Telecommunication , St. Francis Institute of Technology , Maharashtra , India","institution_ids":["https://openalex.org/I4405260832"]}]},{"author_position":"last","author":{"id":null,"display_name":"Ravindra Chaudhari","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4405260832","display_name":"St. Francis Institute of Technology","ror":"https://ror.org/04bknqa63","country_code":"IN","type":"education","lineage":["https://openalex.org/I4405260832"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Ravindra Chaudhari","raw_affiliation_strings":["Department of Electronics and Telecommunication , St. Francis Institute of Technology , Maharashtra , India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Telecommunication , St. Francis Institute of Technology , Maharashtra , India","institution_ids":["https://openalex.org/I4405260832"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I4405260832"],"apc_list":null,"apc_paid":null,"fwci":0.2309,"has_fulltext":true,"cited_by_count":1,"citation_normalized_percentile":{"value":0.42292332,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"12","issue":"5","first_page":"108","last_page":"117"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.0010999999940395355,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.000699999975040555,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/fpga-implementation","display_name":"FPGA implementation","score":0.7149999737739563},{"id":"https://openalex.org/keywords/image-filtering","display_name":"image filtering","score":0.7580000162124634},{"id":"https://openalex.org/keywords/real-time-image-processing","display_name":"real-time image processing","score":0.9729999899864197},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"hardware acceleration","score":0.8009999990463257},{"id":"https://openalex.org/keywords/low-latency-processing","display_name":"low-latency processing","score":0.5630000233650208}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6262592077255249},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.5372512340545654},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5112149715423584},{"id":"https://openalex.org/C139722471","wikidata":"https://www.wikidata.org/wiki/Q2619517","display_name":"Linear filter","level":3,"score":0.4356295168399811},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.3646142780780792},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3048884868621826},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.30366021394729614}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.14445/23488549/ijece-v12i5p109","doi":"https://doi.org/10.14445/23488549/ijece-v12i5p109","is_oa":true,"landing_page_url":"https://doi.org/10.14445/23488549/ijece-v12i5p109","pdf_url":"https://www.internationaljournalssrg.org/../IJECE/2025/Volume12-Issue5/IJECE-V12I5P109.pdf","source":{"id":"https://openalex.org/S4210174265","display_name":"International Journal of Electronics and Communication Engineering","issn_l":"2348-8549","issn":["2348-8549","2349-9184"],"is_oa":true,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Electronics and Communication Engineering","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.14445/23488549/ijece-v12i5p109","doi":"https://doi.org/10.14445/23488549/ijece-v12i5p109","is_oa":true,"landing_page_url":"https://doi.org/10.14445/23488549/ijece-v12i5p109","pdf_url":"https://www.internationaljournalssrg.org/../IJECE/2025/Volume12-Issue5/IJECE-V12I5P109.pdf","source":{"id":"https://openalex.org/S4210174265","display_name":"International Journal of Electronics and Communication Engineering","issn_l":"2348-8549","issn":["2348-8549","2349-9184"],"is_oa":true,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Electronics and Communication Engineering","raw_type":"journal-article"},"sustainable_development_goals":[],"sustainable_development_goals_aurora":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4411030786.pdf","grobid_xml":"https://content.openalex.org/works/W4411030786.grobid-xml"},"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W2355315220","https://openalex.org/W4200391368","https://openalex.org/W2210979487","https://openalex.org/W2316202402","https://openalex.org/W2074043759","https://openalex.org/W2082487009","https://openalex.org/W2373535795","https://openalex.org/W3103262449","https://openalex.org/W2166955423"],"abstract_inverted_index":{"Real-time":[0],"image":[1,58,167,179],"processing":[2,42,113],"plays":[3],"a":[4,32,70,86,92,100,112,119,137],"crucial":[5],"role":[6],"in":[7,108,177],"various":[8],"domains,":[9],"including":[10],"medical":[11],"imaging,":[12],"surveillance,":[13],"and":[14,43,56,81,106,151],"autonomous":[15],"systems,":[16],"where":[17],"the":[18,128,141,152,159],"demand":[19],"for":[20,64,174],"efficient":[21,78],"hardware":[22],"acceleration":[23],"is":[24],"paramount.":[25],"Field-Programmable":[26],"Gate":[27],"Arrays":[28],"(FPGAs)":[29],"emerge":[30],"as":[31],"viable":[33],"solution":[34],"owing":[35],"to":[36,39,76,143],"their":[37,44],"ability":[38],"perform":[40],"parallel":[41],"low-latency":[45],"characteristics.":[46],"This":[47],"study":[48],"introduces":[49],"an":[50],"FPGA-based":[51,178],"implementation":[52],"of":[53,115,122,130,140],"both":[54],"linear":[55],"non-linear":[57],"filters":[59],"that":[60,158],"are":[61],"specifically":[62],"optimized":[63],"real-time":[65,175],"applications.":[66],"The":[67,96,134,155],"methodology":[68,142],"employs":[69],"coefficient":[71],"file":[72],"(.coe)":[73],"generation":[74],"technique":[75],"facilitate":[77],"sum-of-product":[79],"calculations":[80],"swift":[82],"pixel":[83],"ordering":[84],"within":[85,91],"3\u00d73":[87],"window,":[88],"all":[89],"executed":[90],"single":[93],"clock":[94,120],"cycle.":[95],"design,":[97],"implemented":[98],"on":[99],"Basys-3":[101],"FPGA":[102,131],"using":[103],"Verilog":[104],"HDL":[105],"synthesized":[107],"Xilinx":[109],"Vivado,":[110],"achieves":[111],"latency":[114],"0.04":[116],"ms":[117],"at":[118],"frequency":[121],"464":[123],"MHz":[124],"while":[125],"deliberately":[126],"avoiding":[127],"utilization":[129],"DSP":[132],"blocks.":[133],"paper":[135],"provides":[136],"comprehensive":[138],"account":[139],"ensure":[144],"reproducibility,":[145],"detailing":[146],"preprocessing":[147],"steps,":[148],"data":[149],"management,":[150],"experimental":[153],"framework.":[154],"results":[156],"indicate":[157],"proposed":[160],"architecture":[161],"enhances":[162],"computational":[163],"efficiency":[164],"without":[165],"compromising":[166],"quality,":[168],"thereby":[169],"making":[170],"it":[171],"highly":[172],"suitable":[173],"applications":[176],"processing.":[180]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-09-29T14:09:16.559479","created_date":"2025-10-10T00:00:00"}