{"id":"https://openalex.org/W4409475465","doi":"https://doi.org/10.1109/aicecs63354.2024.10956284","title":"Area Efficient and High Speed 8x8 Vedic Multiplier Design Using Parallel Prefix Adders","display_name":"Area Efficient and High Speed 8x8 Vedic Multiplier Design Using Parallel Prefix Adders","publication_year":2024,"publication_date":"2024-12-12","ids":{"openalex":"https://openalex.org/W4409475465","doi":"https://doi.org/10.1109/aicecs63354.2024.10956284"},"language":"en","primary_location":{"id":"doi:10.1109/aicecs63354.2024.10956284","doi":"https://doi.org/10.1109/aicecs63354.2024.10956284","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aicecs63354.2024.10956284","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 Third International Conference on Artificial Intelligence, Computational Electronics and Communication System (AICECS)","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Unnikrishnan M S","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I164861460","display_name":"Manipal Academy of Higher Education","ror":"https://ror.org/02xzytt36","country_code":"IN","type":"education","lineage":["https://openalex.org/I164861460"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Unnikrishnan M S","raw_affiliation_strings":["Manipal Institute of Technology,Department of Electronics and Communication Engineering,Karnataka,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Manipal Institute of Technology,Department of Electronics and Communication Engineering,Karnataka,India","institution_ids":["https://openalex.org/I164861460"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064580425","display_name":"B S Supreetha","orcid":"https://orcid.org/0000-0001-9540-0442","observed_orcids":["https://orcid.org/0000-0001-9540-0442"]},"institutions":[{"id":"https://openalex.org/I164861460","display_name":"Manipal Academy of Higher Education","ror":"https://ror.org/02xzytt36","country_code":"IN","type":"education","lineage":["https://openalex.org/I164861460"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Supreetha B S","raw_affiliation_strings":["Manipal Institute of Technology,Department of Electronics and Communication Engineering,Karnataka,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Manipal Institute of Technology,Department of Electronics and Communication Engineering,Karnataka,India","institution_ids":["https://openalex.org/I164861460"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I164861460"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.45046453,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9160000085830688,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9160000085830688,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.03060000017285347,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.02410000003874302,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/vedic-multiplier","display_name":"Vedic multiplier","score":0.9190000295639038},{"id":"https://openalex.org/keywords/ladner-fischer-adder","display_name":"Ladner-Fischer adder","score":0.8420000076293945},{"id":"https://openalex.org/keywords/parallel-prefix-adder","display_name":"parallel prefix adder","score":0.8709999918937683},{"id":"https://openalex.org/keywords/brent-kung-adder","display_name":"Brent-Kung adder","score":0.9860000014305115},{"id":"https://openalex.org/keywords/area-efficiency","display_name":"area efficiency","score":0.597000002861023},{"id":"https://openalex.org/keywords/high-speed-arithmetic-circuits","display_name":"high-speed arithmetic circuits","score":0.6029999852180481},{"id":"https://openalex.org/keywords/fpga-implementation","display_name":"FPGA implementation","score":0.8880000114440918}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.8376854658126831},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.7609285116195679},{"id":"https://openalex.org/C141603448","wikidata":"https://www.wikidata.org/wiki/Q134830","display_name":"Prefix","level":2,"score":0.6906896829605103},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6520365476608276},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6017279624938965},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.5612763166427612},{"id":"https://openalex.org/C3227080","wikidata":"https://www.wikidata.org/wiki/Q5046770","display_name":"Carry-save adder","level":4,"score":0.41745027899742126},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2775779962539673},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.06602811813354492},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aicecs63354.2024.10956284","doi":"https://doi.org/10.1109/aicecs63354.2024.10956284","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aicecs63354.2024.10956284","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 Third International Conference on Artificial Intelligence, Computational Electronics and Communication System (AICECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"sustainable_development_goals_aurora":[{"id":"https://metadata.un.org/sdg/7","score":0.7799999713897705,"display_name":"Affordable and clean energy"}],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W2039636925","https://openalex.org/W2572056115","https://openalex.org/W2597767755","https://openalex.org/W2786848727","https://openalex.org/W2795044005","https://openalex.org/W2809998761","https://openalex.org/W2897374949","https://openalex.org/W3009378169","https://openalex.org/W3039473677","https://openalex.org/W3094624852","https://openalex.org/W3117055373","https://openalex.org/W4229968881","https://openalex.org/W4242768751","https://openalex.org/W4255855619","https://openalex.org/W4312814220"],"related_works":["https://openalex.org/W2489015823","https://openalex.org/W2766072312","https://openalex.org/W2516396101","https://openalex.org/W2186498568","https://openalex.org/W2129868416","https://openalex.org/W4295540194","https://openalex.org/W2015457513","https://openalex.org/W2364181090","https://openalex.org/W3196607417","https://openalex.org/W2013839957"],"abstract_inverted_index":{"High-performance":[0],"and":[1,9,42,53,84,89,94,116,150,192],"efficient":[2],"multipliers":[3],"are":[4,122],"essential":[5],"for":[6,50,59,173,204],"arithmetic":[7,142,206],"operations":[8],"digital":[10,141,205],"signal":[11],"processing.":[12],"This":[13,63,182],"paper":[14],"presents":[15],"an":[16,21],"innovative":[17],"approach":[18],"to":[19,78,113,139],"develop":[20],"8x8":[22,162],"Vedic":[23,163],"multiplier":[24,196],"utilizing":[25],"Ladner":[26,46,70,153],"Fischer":[27,47,71,154],"Parallel":[28,38,155],"Prefix":[29,39,156],"Adders":[30,40,157],"(LF-PPA)":[31],"instead":[32],"of":[33,96,107,133,152,161,187,200],"the":[34,57,66,92,97,104,108,140,148,159,185],"conventional":[35],"Brent":[36,75],"Kung":[37,76],"(BK-PPA)":[41],"Ripple":[43],"Carry":[44],"Adder.":[45],"adders,":[48],"renowned":[49],"their":[51,74,193],"regular":[52],"modular":[54],"construction,":[55],"hold":[56],"potential":[58],"area":[60,83],"efficiency":[61,177],"gains.":[62],"study":[64,183],"investigates":[65],"tradeoffs":[67],"associated":[68],"with":[69,131],"adders":[72],"versus":[73],"equivalents":[77],"establish":[79],"a":[80,170],"balance":[81],"between":[82],"speed.":[85],"Through":[86],"extensive":[87],"simulation":[88,120],"verification":[90],"techniques,":[91],"precision":[93],"reliability":[95],"proposed":[98,166],"design":[99,109,167],"have":[100],"been":[101],"ensured.":[102],"Emphasizing":[103],"iterative":[105],"nature":[106],"process,":[110],"fine-tuning":[111],"methods":[112],"optimize":[114],"parameters":[115],"architectures":[117,191],"based":[118],"on":[119,195],"results":[121,137],"employed.":[123],"Synthesis":[124],"is":[125],"performed":[126],"using":[127],"Xilinx":[128],"ISE":[129],"14.5":[130],"support":[132],"Virtex-5":[134],"FPGA.":[135],"The":[136,165],"contribute":[138],"domain":[143],"by":[144],"offering":[145],"insights":[146],"into":[147],"feasibility":[149],"advantages":[151],"in":[158,198],"context":[160],"multipliers.":[164],"emerges":[168],"as":[169],"feasible":[171],"option":[172],"scenarios":[174],"prioritizing":[175],"space":[176],"without":[178],"compromising":[179],"overall":[180],"performance.":[181],"underscores":[184],"importance":[186],"exploring":[188],"alternative":[189],"adder":[190],"impact":[194],"designs":[197],"pursuit":[199],"optimized":[201],"hardware":[202],"implementations":[203],"operations.":[207]},"counts_by_year":[],"updated_date":"2026-09-29T14:09:16.559479","created_date":"2025-10-10T00:00:00"}