{"id":"https://openalex.org/W4409103638","doi":"https://doi.org/10.1109/acoit62457.2024.10939403","title":"Design and Optimization of a Synchronous Full Adder with Clock Gating Technique for ALU Design in 22nm Technology","display_name":"Design and Optimization of a Synchronous Full Adder with Clock Gating Technique for ALU Design in 22nm Technology","publication_year":2024,"publication_date":"2024-09-06","ids":{"openalex":"https://openalex.org/W4409103638","doi":"https://doi.org/10.1109/acoit62457.2024.10939403"},"language":"en","primary_location":{"id":"doi:10.1109/acoit62457.2024.10939403","doi":"https://doi.org/10.1109/acoit62457.2024.10939403","is_oa":false,"landing_page_url":"https://doi.org/10.1109/acoit62457.2024.10939403","pdf_url":null,"source":{"id":"https://openalex.org/S7407096866","display_name":"Asian Conference on Intelligent Technologies (ACOIT)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 Asian Conference on Intelligent Technologies (ACOIT)","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5021009840","display_name":"M P Tejas","orcid":"https://orcid.org/0009-0007-9667-143X","observed_orcids":["https://orcid.org/0009-0007-9667-143X"]},"institutions":[{"id":"https://openalex.org/I83737708","display_name":"REVA University","ror":"https://ror.org/03gtcxd54","country_code":"IN","type":"education","lineage":["https://openalex.org/I83737708"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"M P Tejas","raw_affiliation_strings":["REVA University,School of Electronics and Communication,Bengaluru,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"REVA University,School of Electronics and Communication,Bengaluru,India","institution_ids":["https://openalex.org/I83737708"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5022199502","display_name":"Prasenjit Deb","orcid":"https://orcid.org/0000-0002-6854-6654","observed_orcids":["https://orcid.org/0000-0002-6854-6654"]},"institutions":[{"id":"https://openalex.org/I83737708","display_name":"REVA University","ror":"https://ror.org/03gtcxd54","country_code":"IN","type":"education","lineage":["https://openalex.org/I83737708"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Prasenjit Deb","raw_affiliation_strings":["REVA University,School of Electronics and Communication,Bengaluru,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"REVA University,School of Electronics and Communication,Bengaluru,India","institution_ids":["https://openalex.org/I83737708"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I83737708"],"apc_list":null,"apc_paid":null,"fwci":3.3408,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.92031686,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":9.999999747378752e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.0,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-gating","display_name":"clock gating","score":0.878000020980835},{"id":"https://openalex.org/keywords/arithmetic-logic-unit","display_name":"arithmetic logic unit","score":0.9779999852180481},{"id":"https://openalex.org/keywords/dynamic-power-reduction","display_name":"dynamic power reduction","score":0.8560000061988831},{"id":"https://openalex.org/keywords/low-power-design","display_name":"low power design","score":0.8450000286102295},{"id":"https://openalex.org/keywords/22-nm-node","display_name":"22 nm technology node","score":0.8510000109672546},{"id":"https://openalex.org/keywords/power-dissipation","display_name":"power dissipation","score":0.4699999988079071},{"id":"https://openalex.org/keywords/area-efficiency","display_name":"area efficiency","score":0.4009999930858612}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.7959790229797363},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6309636235237122},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.5917462706565857},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4920622706413269},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4497069716453552},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3767138123512268},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3341764211654663},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.31615525484085083},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.30632153153419495},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2372710406780243},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.1951422393321991},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.161573588848114},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.11409953236579895},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/acoit62457.2024.10939403","doi":"https://doi.org/10.1109/acoit62457.2024.10939403","is_oa":false,"landing_page_url":"https://doi.org/10.1109/acoit62457.2024.10939403","pdf_url":null,"source":{"id":"https://openalex.org/S7407096866","display_name":"Asian Conference on Intelligent Technologies (ACOIT)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 Asian Conference on Intelligent Technologies (ACOIT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5378999710083008,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1994564481","https://openalex.org/W2076941902","https://openalex.org/W2519849818","https://openalex.org/W2534441289","https://openalex.org/W2559648591","https://openalex.org/W2907573123","https://openalex.org/W2943713805","https://openalex.org/W2949418755","https://openalex.org/W3009789205","https://openalex.org/W3016097573"],"related_works":["https://openalex.org/W4311325189","https://openalex.org/W4399686107","https://openalex.org/W4412624349","https://openalex.org/W6911666052","https://openalex.org/W2546181228","https://openalex.org/W2014046603","https://openalex.org/W7139101047","https://openalex.org/W2073623973","https://openalex.org/W3084014819","https://openalex.org/W2534441289"],"abstract_inverted_index":{"Clock":[0],"gating":[1,69,106],"is":[2,30,70,76,117],"a":[3,31,72,85,109,126],"prominent":[4],"method":[5],"for":[6,91,120],"reducing":[7,16,132],"the":[8,23,27,43,47],"dynamic":[9],"power":[10,18,35,57,89,133],"dissipation":[11,58],"in":[12,37,64,79],"synchronous":[13],"circuits,":[14],"effectively":[15],"overall":[17],"consumption.":[19],"It":[20],"focuses":[21],"on":[22],"clock":[24,62,68,105],"signal":[25],"of":[26,34,42,49],"system,":[28],"which":[29],"significant":[32],"source":[33],"consumption":[36],"electronic":[38],"circuits.":[39],"The":[40],"integration":[41],"clock-gating":[44],"technique":[45],"into":[46],"design":[48,116],"Arithmetic":[50],"Logic":[51],"Units":[52],"(ALUs)":[53],"can":[54],"significantly":[55],"lower":[56],"by":[59],"eliminating":[60],"redundant":[61],"signals":[63],"idle":[65],"states.":[66],"Although":[67],"not":[71],"novel":[73],"idea,":[74],"it":[75,124],"widely":[77],"used":[78],"contemporary":[80],"chip":[81,93],"designs.":[82],"This":[83,114],"guarantees":[84],"thorough":[86],"approach":[87],"to":[88],"reduction":[90],"every":[92],"unit.":[94],"A":[95],"complete":[96],"adder":[97],"circuit":[98],"has":[99],"been":[100],"developed":[101],"and":[102],"simulated":[103],"using":[104,108],"techniques":[107],"22":[110],"nm":[111],"standard":[112],"technology.":[113],"optimized":[115],"especially":[118],"useful":[119],"low-power":[121],"applications":[122],"because":[123],"maintains":[125],"moderate":[127],"area":[128],"efficiency":[129],"while":[130],"drastically":[131],"demands.":[134]},"counts_by_year":[{"year":2026,"cited_by_count":4},{"year":2025,"cited_by_count":1}],"updated_date":"2026-10-27T15:51:10.671819","created_date":"2025-04-03T00:00:00"}