{"id":"https://openalex.org/W4406861407","doi":"https://doi.org/10.1109/apsipaasc63619.2025.10849115","title":"Optimizing Computational Efficiency: In-Memory Computing with Dynamic Switching","display_name":"Optimizing Computational Efficiency: In-Memory Computing with Dynamic Switching","publication_year":2024,"publication_date":"2024-12-03","ids":{"openalex":"https://openalex.org/W4406861407","doi":"https://doi.org/10.1109/apsipaasc63619.2025.10849115"},"language":"en","primary_location":{"id":"doi:10.1109/apsipaasc63619.2025.10849115","doi":"https://doi.org/10.1109/apsipaasc63619.2025.10849115","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apsipaasc63619.2025.10849115","pdf_url":null,"source":{"id":"https://openalex.org/S4363607812","display_name":"Asia-Pacific Signal and Information Processing Association Annual Summit and Conference (APSIPA ASC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 Asia Pacific Signal and Information Processing Association Annual Summit and Conference (APSIPA ASC)","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5054086761","display_name":"Kun-Lin Tsai","orcid":"https://orcid.org/0000-0002-1317-6019","observed_orcids":["https://orcid.org/0000-0002-1317-6019"]},"institutions":[{"id":"https://openalex.org/I169090423","display_name":"Tunghai University","ror":"https://ror.org/00zhvdn11","country_code":"TW","type":"education","lineage":["https://openalex.org/I169090423"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Kun-Lin Tsai","raw_affiliation_strings":["Tunghai University,Dept. of Electrical Engineering,Taichung,Taiwan R.O.C"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tunghai University,Dept. of Electrical Engineering,Taichung,Taiwan R.O.C","institution_ids":["https://openalex.org/I169090423"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5059770086","display_name":"Chao-Ting Huang","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I169090423","display_name":"Tunghai University","ror":"https://ror.org/00zhvdn11","country_code":"TW","type":"education","lineage":["https://openalex.org/I169090423"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chao-Ting Huang","raw_affiliation_strings":["Tunghai University,Dept. of Electrical Engineering,Taichung,Taiwan R.O.C"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tunghai University,Dept. of Electrical Engineering,Taichung,Taiwan R.O.C","institution_ids":["https://openalex.org/I169090423"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I169090423"],"apc_list":null,"apc_paid":null,"fwci":0.806,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.71372587,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.6729000210762024,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.6729000210762024,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.31029999256134033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.002099999925121665,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/in-memory-computing","display_name":"in-memory computing","score":0.9990000128746033},{"id":"https://openalex.org/keywords/dynamic-switching","display_name":"dynamic switching","score":0.7179999947547913},{"id":"https://openalex.org/keywords/von-neumann-bottleneck","display_name":"von Neumann bottleneck","score":0.9120000004768372},{"id":"https://openalex.org/keywords/sram","display_name":"SRAM","score":0.5410000085830688},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"pass transistor logic","score":0.984000027179718},{"id":"https://openalex.org/keywords/adder-subtractor","display_name":"adder-subtractor","score":0.8949999809265137},{"id":"https://openalex.org/keywords/energy-efficiency","display_name":"energy efficiency","score":0.6439999938011169},{"id":"https://openalex.org/keywords/processing-delay","display_name":"processing delay","score":0.6909999847412109},{"id":"https://openalex.org/keywords/memory-centric-architecture","display_name":"memory-centric architecture","score":0.5260000228881836}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7441344857215881},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.43640434741973877},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3543471097946167}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apsipaasc63619.2025.10849115","doi":"https://doi.org/10.1109/apsipaasc63619.2025.10849115","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apsipaasc63619.2025.10849115","pdf_url":null,"source":{"id":"https://openalex.org/S4363607812","display_name":"Asia-Pacific Signal and Information Processing Association Annual Summit and Conference (APSIPA ASC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 Asia Pacific Signal and Information Processing Association Annual Summit and Conference (APSIPA ASC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"sustainable_development_goals_aurora":[{"score":0.7799999713897705,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1966584930","https://openalex.org/W1989279388","https://openalex.org/W2081328584","https://openalex.org/W2095633659","https://openalex.org/W2110589036","https://openalex.org/W2113092930","https://openalex.org/W2134271097","https://openalex.org/W2136268150","https://openalex.org/W2172307690","https://openalex.org/W2314178165","https://openalex.org/W2591601611","https://openalex.org/W2771014918","https://openalex.org/W2775637085","https://openalex.org/W2808660332","https://openalex.org/W2993507867","https://openalex.org/W3114577482","https://openalex.org/W3158458703","https://openalex.org/W3215466899","https://openalex.org/W4251988934","https://openalex.org/W4390480171"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W2390279801","https://openalex.org/W4391913857","https://openalex.org/W2358668433","https://openalex.org/W4396701345","https://openalex.org/W2376932109","https://openalex.org/W2001405890","https://openalex.org/W4396696052"],"abstract_inverted_index":{"Modern":[0],"computing":[1,32,56,86],"architectures":[2],"mainly":[3],"utilize":[4],"the":[5,9,19,48,83,91,106],"Von-Neumann":[6,20,38],"architecture.":[7,87],"However,":[8],"increasing":[10],"demand":[11],"for":[12,37],"processing":[13],"vast":[14],"volumes":[15],"of":[16,93,98,108],"data":[17],"worsens":[18],"bottleneck,":[21],"which":[22],"results":[23],"in":[24,82],"significant":[25],"energy":[26],"consumption":[27],"and":[28,75,102],"computational":[29],"latency.":[30],"In-memory":[31],"provides":[33],"an":[34,54],"effective":[35],"solution":[36],"bottleneck":[39],"by":[40],"performing":[41],"fundamental":[42],"logical":[43,67],"or":[44,68],"arithmetic":[45,69],"operations":[46],"inside":[47],"memory":[49],"directly.":[50],"In":[51],"this":[52],"paper,":[53],"in-memory":[55,85,109],"architecture":[57],"with":[58],"dynamic":[59,95],"switching":[60,99],"function":[61],"is":[62],"proposed":[63,84],"to":[64],"provide":[65],"multiple":[66],"operations.":[70],"The":[71],"8+T":[72],"SRAM":[73],"cell":[74],"pass":[76],"transistor":[77],"logic":[78],"circuits":[79],"are":[80],"utilized":[81],"Specifically,":[88],"we":[89],"introduce":[90],"design":[92],"a":[94],"adder-subtractor":[96],"capable":[97],"between":[100],"addition":[101],"subtraction,":[103],"thereby":[104],"enhancing":[105],"efficiency":[107],"computing.":[110]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-10-05T09:50:58.205359","created_date":"2025-10-10T00:00:00"}