{"id":"https://openalex.org/W4404331409","doi":"https://doi.org/10.1115/ipack2024-144090","title":"Warpage Prediction Improvements for Thin Package-on-Package Architectures","display_name":"Warpage Prediction Improvements for Thin Package-on-Package Architectures","publication_year":2024,"publication_date":"2024-10-08","ids":{"openalex":"https://openalex.org/W4404331409","doi":"https://doi.org/10.1115/ipack2024-144090"},"language":"en","primary_location":{"id":"doi:10.1115/ipack2024-144090","doi":"https://doi.org/10.1115/ipack2024-144090","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1115/ipack2024-144090","pdf_url":null,"source":{"id":"https://openalex.org/S7407088218","display_name":"ASME International Technical Conference and Exhibition on Packaging and Integration of Electronic and Photonic Microsystems (InterPACK)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ASME 2024 International Technical Conference and Exhibition on Packaging and Integration of Electronic and Photonic Microsystems","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006505755","display_name":"Nakul Kothari","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4210087596","display_name":"Qualcomm (United States)","ror":"https://ror.org/002zrf773","country_code":"US","type":"company","lineage":["https://openalex.org/I4210087596"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nakul Kothari","raw_affiliation_strings":["Qualcomm Technologies, Inc , San Diego, California, United States"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Qualcomm Technologies, Inc , San Diego, California, United States","institution_ids":["https://openalex.org/I4210087596"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000739142","display_name":"Karthikeyan Dhandapani","orcid":"https://orcid.org/0000-0003-1866-0405","observed_orcids":["https://orcid.org/0000-0003-1866-0405"]},"institutions":[{"id":"https://openalex.org/I4210087596","display_name":"Qualcomm (United States)","ror":"https://ror.org/002zrf773","country_code":"US","type":"company","lineage":["https://openalex.org/I4210087596"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Karthikeyan Dhandapani","raw_affiliation_strings":["Qualcomm Technologies, Inc , San Diego, California, United States"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Qualcomm Technologies, Inc , San Diego, California, United States","institution_ids":["https://openalex.org/I4210087596"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101866073","display_name":"Sang Jae Lee","orcid":"https://orcid.org/0000-0003-2368-4524","observed_orcids":["https://orcid.org/0000-0003-2368-4524"]},"institutions":[{"id":"https://openalex.org/I4210087596","display_name":"Qualcomm (United States)","ror":"https://ror.org/002zrf773","country_code":"US","type":"company","lineage":["https://openalex.org/I4210087596"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sangjae (Brandon) Lee","raw_affiliation_strings":["Qualcomm Technologies, Inc , San Diego, California, United States"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Qualcomm Technologies, Inc , San Diego, California, United States","institution_ids":["https://openalex.org/I4210087596"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050295503","display_name":"Manuel Aldrete","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4210087596","display_name":"Qualcomm (United States)","ror":"https://ror.org/002zrf773","country_code":"US","type":"company","lineage":["https://openalex.org/I4210087596"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Manuel Aldrete","raw_affiliation_strings":["Qualcomm Technologies, Inc , San Diego, California, United States"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Qualcomm Technologies, Inc , San Diego, California, United States","institution_ids":["https://openalex.org/I4210087596"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5114620283","display_name":"Nidheesh Puliyath","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4210087596","display_name":"Qualcomm (United States)","ror":"https://ror.org/002zrf773","country_code":"US","type":"company","lineage":["https://openalex.org/I4210087596"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nidheesh Puliyath","raw_affiliation_strings":["Qualcomm Technologies, Inc , San Diego, California, United States"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Qualcomm Technologies, Inc , San Diego, California, United States","institution_ids":["https://openalex.org/I4210087596"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I4210087596"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.25561916,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10460","display_name":"Electronic Packaging and Soldering Technologies","score":0.7939000129699707,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10460","display_name":"Electronic Packaging and Soldering Technologies","score":0.7939000129699707,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.19859999418258667,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.00039999998989515007,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/package-on-package","display_name":"package-on-package","score":0.9139999747276306},{"id":"https://openalex.org/keywords/warpage-prediction","display_name":"warpage prediction","score":0.9010000228881836},{"id":"https://openalex.org/keywords/finite-element-analysis","display_name":"finite element analysis","score":0.6200000047683716},{"id":"https://openalex.org/keywords/thermal-expansion-mismatch","display_name":"thermal expansion mismatch","score":0.8880000114440918},{"id":"https://openalex.org/keywords/copper-content","display_name":"copper content","score":0.6129999756813049},{"id":"https://openalex.org/keywords/flip-chip","display_name":"flip-chip packaging","score":0.6769999861717224},{"id":"https://openalex.org/keywords/yield-loss","display_name":"yield loss","score":0.6200000047683716}],"concepts":[{"id":"https://openalex.org/C184788189","wikidata":"https://www.wikidata.org/wiki/Q130652","display_name":"Package on package","level":4,"score":0.6891258358955383},{"id":"https://openalex.org/C3020349426","wikidata":"https://www.wikidata.org/wiki/Q207822","display_name":"Package design","level":2,"score":0.5947192907333374},{"id":"https://openalex.org/C126233035","wikidata":"https://www.wikidata.org/wiki/Q5101572","display_name":"Chip-scale package","level":3,"score":0.5918861031532288},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5775511860847473},{"id":"https://openalex.org/C186260285","wikidata":"https://www.wikidata.org/wiki/Q759494","display_name":"Integrated circuit packaging","level":3,"score":0.5038353800773621},{"id":"https://openalex.org/C162877825","wikidata":"https://www.wikidata.org/wiki/Q2121809","display_name":"Quad Flat No-leads package","level":4,"score":0.4944336414337158},{"id":"https://openalex.org/C2984074130","wikidata":"https://www.wikidata.org/wiki/Q73539779","display_name":"R package","level":2,"score":0.46095848083496094},{"id":"https://openalex.org/C146667757","wikidata":"https://www.wikidata.org/wiki/Q1457198","display_name":"System in package","level":3,"score":0.4311932921409607},{"id":"https://openalex.org/C69567186","wikidata":"https://www.wikidata.org/wiki/Q5358403","display_name":"Electronic packaging","level":2,"score":0.4242076873779297},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.33286166191101074},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.26558202505111694},{"id":"https://openalex.org/C199639397","wikidata":"https://www.wikidata.org/wiki/Q1788588","display_name":"Engineering drawing","level":1,"score":0.23197898268699646},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1749122142791748},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.16529223322868347},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.14052709937095642},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.13335183262825012},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1235690712928772},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0950506329536438},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.09263518452644348},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.058466196060180664},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.0},{"id":"https://openalex.org/C68928338","wikidata":"https://www.wikidata.org/wiki/Q131790","display_name":"Adhesive","level":3,"score":0.0},{"id":"https://openalex.org/C165013422","wikidata":"https://www.wikidata.org/wiki/Q4388382","display_name":"Wafer dicing","level":3,"score":0.0},{"id":"https://openalex.org/C160671074","wikidata":"https://www.wikidata.org/wiki/Q267131","display_name":"Wafer","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1115/ipack2024-144090","doi":"https://doi.org/10.1115/ipack2024-144090","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1115/ipack2024-144090","pdf_url":null,"source":{"id":"https://openalex.org/S7407088218","display_name":"ASME International Technical Conference and Exhibition on Packaging and Integration of Electronic and Photonic Microsystems (InterPACK)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ASME 2024 International Technical Conference and Exhibition on Packaging and Integration of Electronic and Photonic Microsystems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2161423093","https://openalex.org/W1548479371","https://openalex.org/W2143219838","https://openalex.org/W3211313322","https://openalex.org/W2271863243","https://openalex.org/W7108224341","https://openalex.org/W2054061875","https://openalex.org/W1907502559","https://openalex.org/W4416877608","https://openalex.org/W3195900820"],"abstract_inverted_index":{"Abstract":[0],"The":[1,103,142],"Package-on-Package":[2,91],"(PoP)":[3],"architecture":[4,112],"gained":[5],"widescale":[6],"popularity":[7],"for":[8,86,109,158,250],"its":[9,115],"relatively":[10],"lower":[11],"power":[12,42],"consumption":[13],"and":[14,23,40,164,188,217,248],"smaller":[15],"form-factor":[16],"compared":[17],"to":[18,72,99,120,153,173,194,203,214,244,275],"traditional":[19,88,236],"flip-chip":[20],"(FC)":[21],"packages":[22],"wafer":[24],"level":[25],"FC":[26],"packages.":[27],"This":[28,129,228],"was":[29],"because":[30],"it":[31,97],"effectively":[32],"shortened":[33],"the":[34,49,78,121,127,178,181,204,235,272,276],"interconnection":[35],"distance":[36],"between":[37],"processor":[38],"chip":[39],"low":[41],"double":[43],"data":[44],"rate":[45],"(LPDDR)":[46],"memory.":[47],"While":[48,161],"extent":[50,122],"of":[51,77,123,145,155,180,234,267],"CTE":[52],"mismatch":[53],"increased":[54],"in":[55,126,148],"this":[56,149,169,223],"architecture,":[57],"posing":[58],"significant":[59],"warpage":[60,74,82,116,139,159,182,246,268],"driven":[61],"yield":[62],"loss,":[63],"researchers":[64],"have":[65,166],"successfully":[66],"developed":[67],"finite":[68,135],"elements-based":[69],"simulation":[70,242],"methods":[71,165],"predict":[73,245],"accurately.":[75],"Some":[76],"regular":[79],"Finite":[80,239],"Element":[81],"modeling":[83,137],"assumptions":[84],"made":[85,114],"a":[87,231],"Flip":[89],"Chip":[90],"(FC":[92],"PoP)":[93],"architectures":[94],"fail":[95],"when":[96],"comes":[98],"thinner":[100,110],"PoP":[101,111,256],"architectures.":[102,257],"significantly":[104],"reduced":[105],"overall":[106],"package":[107],"height":[108],"has":[113,261],"behavior":[117],"extremely":[118,196],"sensitive":[119,254],"copper":[124],"content":[125],"package.":[128],"high":[130],"sensitivity":[131],"is":[132,171,192],"what":[133],"makes":[134],"elements":[136],"based":[138,241],"prediction":[140,183,269],"challenging.":[141,227],"limited":[143],"body":[144],"published":[146],"work":[147],"area":[150],"does":[151],"point":[152],"use":[154],"process-based":[156],"approach":[157,224,243],"prediction.":[160],"promising":[162],"results":[163],"been":[167,262],"reported,":[168],"methodology":[170,260],"found":[172,193],"be":[174,195],"quite":[175],"cumbersome.":[176],"Also,":[177],"accuracy":[179],"at":[184],"Room":[185],"Temperature":[186,190],"(RT)":[187],"High":[189],"(HT)":[191],"reliant":[197],"on":[198],"one":[199],"having":[200],"full":[201],"access":[202],"detailed":[205,259],"process":[206],"steps":[207],"which":[208],"often":[209],"changes":[210],"from":[211,271],"OSAT":[212,215],"vendor":[213],"vendor,":[216],"many":[218],"times":[219],"deemed":[220],"confidential,":[221],"making":[222],"even":[225],"more":[226],"paper":[229],"demonstrates":[230],"modified":[232,277],"version":[233],"End-of-Line":[237],"(EoL)":[238],"Elements":[240],"shape":[247],"magnitude":[249],"an":[251],"already":[252],"highly":[253],"thin":[255],"A":[258],"described,":[263],"alongside":[264],"step-by-step":[265],"comparison":[266],"improvements":[270],"conventional":[273],"method":[274],"version.":[278]},"counts_by_year":[],"updated_date":"2026-10-05T09:50:58.205359","created_date":"2024-11-14T00:00:00"}