{"id":"https://openalex.org/W4402437008","doi":"https://doi.org/10.1109/icaee62924.2024.10667489","title":"Design of Low Power HS-14T SRAM cell and analysis for High-Speed Applications","display_name":"Design of Low Power HS-14T SRAM cell and analysis for High-Speed Applications","publication_year":2024,"publication_date":"2024-07-27","ids":{"openalex":"https://openalex.org/W4402437008","doi":"https://doi.org/10.1109/icaee62924.2024.10667489"},"language":"en","primary_location":{"id":"doi:10.1109/icaee62924.2024.10667489","doi":"https://doi.org/10.1109/icaee62924.2024.10667489","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/icaee62924.2024.10667489","pdf_url":null,"source":{"id":"https://openalex.org/S7407105421","display_name":"IEEE International Conference on Applied Electronics and Engineering (ICAEE)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE International Conference on Applied Electronics and Engineering (ICAEE)","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5095911365","display_name":"Ayushi Vinodia","orcid":"https://orcid.org/0009-0008-1602-8442","observed_orcids":["https://orcid.org/0009-0008-1602-8442"]},"institutions":[{"id":"https://openalex.org/I4405253601","display_name":"Jabalpur Engineering College","ror":"https://ror.org/00w1ah179","country_code":"IN","type":"education","lineage":["https://openalex.org/I4405253601"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Ayushi Vinodia","raw_affiliation_strings":["Jabalpur Engineering College,Department of Electronics and Telecommunication,Jabalpur,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Jabalpur Engineering College,Department of Electronics and Telecommunication,Jabalpur,India","institution_ids":["https://openalex.org/I4405253601"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5086052211","display_name":"Kanchan Cecil","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4405253601","display_name":"Jabalpur Engineering College","ror":"https://ror.org/00w1ah179","country_code":"IN","type":"education","lineage":["https://openalex.org/I4405253601"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Kanchan Cecil","raw_affiliation_strings":["Jabalpur Engineering College,Department of Electronics and Telecommunication,Jabalpur,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Jabalpur Engineering College,Department of Electronics and Telecommunication,Jabalpur,India","institution_ids":["https://openalex.org/I4405253601"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I4405253601"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.002899999963119626,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":9.999999747378752e-05,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/sram-cell-design","display_name":"SRAM cell design","score":0.9359999895095825},{"id":"https://openalex.org/keywords/static-noise-margin","display_name":"static noise margin","score":0.8119999766349792},{"id":"https://openalex.org/keywords/read-margin","display_name":"read margin","score":0.7490000128746033},{"id":"https://openalex.org/keywords/write-margin","display_name":"write margin","score":0.9990000128746033},{"id":"https://openalex.org/keywords/butterfly-curve","display_name":"butterfly curve","score":0.8730000257492065},{"id":"https://openalex.org/keywords/45-nm-cmos","display_name":"45 nm CMOS","score":0.8970000147819519},{"id":"https://openalex.org/keywords/low-power-memory","display_name":"low-power memory","score":0.9110000133514404},{"id":"https://openalex.org/keywords/high-speed-memory","display_name":"high-speed memory","score":0.9309999942779541},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"threshold voltage","score":0.7870000004768372}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7194877862930298},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5202606916427612},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5158209204673767},{"id":"https://openalex.org/C71743495","wikidata":"https://www.wikidata.org/wiki/Q2845210","display_name":"Power analysis","level":3,"score":0.44826021790504456},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.11232051253318787},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.11145466566085815},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/icaee62924.2024.10667489","doi":"https://doi.org/10.1109/icaee62924.2024.10667489","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/icaee62924.2024.10667489","pdf_url":null,"source":{"id":"https://openalex.org/S7407105421","display_name":"IEEE International Conference on Applied Electronics and Engineering (ICAEE)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE International Conference on Applied Electronics and Engineering (ICAEE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1981407018","https://openalex.org/W2002612140","https://openalex.org/W2031746431","https://openalex.org/W2047290389","https://openalex.org/W2328834603","https://openalex.org/W2889024094","https://openalex.org/W2995698820","https://openalex.org/W3151656065","https://openalex.org/W3183821998","https://openalex.org/W4309628561","https://openalex.org/W4388838761"],"related_works":["https://openalex.org/W2031819634","https://openalex.org/W587110482","https://openalex.org/W1521345290","https://openalex.org/W2564266207","https://openalex.org/W4389265540","https://openalex.org/W4281679246","https://openalex.org/W2774758429","https://openalex.org/W4414604723","https://openalex.org/W4402379435","https://openalex.org/W4410952138"],"abstract_inverted_index":{"The":[0,23,66,110,153],"research":[1],"presented":[2],"in":[3],"this":[4],"paper":[5],"explores":[6],"various":[7,98],"analytical":[8],"methods":[9],"for":[10,20,163],"designing":[11],"and":[12,63,76,107,122,130,145,167],"optimizing":[13],"SRAM":[14,37,56,80,99,113,140,151,176],"(Static":[15],"Random-Access":[16],"Memory)":[17],"cells,":[18,81],"particularly":[19],"high-speed":[21,89,166,175],"applications.":[22,90],"read,":[24],"write,":[25],"&":[26],"hold":[27],"margin":[28],"performance":[29],"of":[30,43,74,88],"the":[31,40,49,71,86,138,157],"45":[32],"nm":[33],"CMOS":[34],"process-designed":[35],"HS-14T":[36,112,139],"cell":[38,114,141],"is":[39,82,160],"main":[41],"topic":[42],"discussion.":[44],"We":[45,91],"look":[46],"closely":[47],"at":[48,125],"Static":[50],"Noise":[51],"Margin":[52],"(SNM),":[53],"a":[54],"crucial":[55],"design":[57,159],"parameter":[58],"that":[59,137,156],"greatly":[60],"affects":[61],"read":[62],"write":[64],"operations.":[65],"SNM":[67],"voltage,":[68],"correlated":[69],"with":[70,119],"threshold":[72],"voltages":[73],"NMOS":[75],"PMOS":[77],"transistors":[78],"within":[79],"evaluated":[83],"to":[84,96,149,173],"meet":[85],"demands":[87],"employed":[92],"several":[93],"butterfly":[94],"curves":[95],"assess":[97],"cells\u2019":[100],"noise":[101,117],"margins":[102],"(Read":[103],"SNM,":[104,106],"Write":[105],"Hold":[108],"SNM).":[109],"proposed":[111,158],"demonstrated":[115],"superior":[116],"margins,":[118],"RSNM,":[120],"WSNM,":[121],"HSNM":[123],"measured":[124],"61":[126],"mV,":[127,129,132],"458":[128],"288":[131],"respectively.":[133],"These":[134],"results":[135],"indicate":[136],"offers":[142],"enhanced":[143],"readability":[144],"writing":[146],"ability":[147],"compared":[148],"other":[150],"cells.":[152],"findings":[154],"suggest":[155],"highly":[161],"suitable":[162],"applications":[164],"requiring":[165],"stable":[168],"memory":[169],"performance,":[170],"significantly":[171],"contributing":[172],"low-power,":[174],"technology.":[177]},"counts_by_year":[],"updated_date":"2026-10-27T15:51:10.671819","created_date":"2024-09-12T00:00:00"}