{"id":"https://openalex.org/W4401879596","doi":"https://doi.org/10.1109/vlsitechnologyandcir46783.2024.10631523","title":"A 5.4V-Vin, 9.3A/mm2 10MHz Buck IVR Chiplet in 55nm BCD Featuring Self-Timed Bootstrap and Same-Cycle ZVS Control","display_name":"A 5.4V-Vin, 9.3A/mm2 10MHz Buck IVR Chiplet in 55nm BCD Featuring Self-Timed Bootstrap and Same-Cycle ZVS Control","publication_year":2024,"publication_date":"2024-06-16","ids":{"openalex":"https://openalex.org/W4401879596","doi":"https://doi.org/10.1109/vlsitechnologyandcir46783.2024.10631523"},"language":"en","primary_location":{"id":"doi:10.1109/vlsitechnologyandcir46783.2024.10631523","doi":"https://doi.org/10.1109/vlsitechnologyandcir46783.2024.10631523","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsitechnologyandcir46783.2024.10631523","pdf_url":null,"source":{"id":"https://openalex.org/S4363605407","display_name":"IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020497423","display_name":"Sally Safwat Amin","orcid":"https://orcid.org/0000-0002-8667-3120","observed_orcids":["https://orcid.org/0000-0002-8667-3120"]},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sally Amin","raw_affiliation_strings":["Intel Corporation,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation,USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043243464","display_name":"Harish K. Krishnamurthy","orcid":"https://orcid.org/0000-0001-5927-8339","observed_orcids":["https://orcid.org/0000-0001-5927-8339"]},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Harish Krishnamurthy","raw_affiliation_strings":["Intel Corporation,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation,USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108526469","display_name":"Huong T. Do","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Huong Do","raw_affiliation_strings":["Intel Corporation,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation,USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045371059","display_name":"Claudio Alvarez","orcid":"https://orcid.org/0000-0001-7858-7233","observed_orcids":["https://orcid.org/0000-0001-7858-7233"]},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Claudio Alvarez","raw_affiliation_strings":["Intel Corporation,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation,USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Mike Hill","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mike Hill","raw_affiliation_strings":["Intel Corporation,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation,USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009074587","display_name":"Kaladhar Radhakrishnan","orcid":"https://orcid.org/0000-0002-0442-0796","observed_orcids":["https://orcid.org/0000-0002-0442-0796"]},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kaladhar Radhakrishnan","raw_affiliation_strings":["Intel Corporation,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation,USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076642880","display_name":"Vivek K. De","orcid":"https://orcid.org/0000-0001-5207-1079","observed_orcids":["https://orcid.org/0000-0001-5207-1079"]},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vivek De","raw_affiliation_strings":["Intel Corporation,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation,USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054252150","display_name":"Sheldon Weng","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sheldon Weng","raw_affiliation_strings":["Intel Corporation,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation,USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061932619","display_name":"Krishnan Ravichandran","orcid":"https://orcid.org/0000-0003-2271-4314","observed_orcids":["https://orcid.org/0000-0003-2271-4314"]},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Krishnan Ravichandran","raw_affiliation_strings":["Intel Corporation,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation,USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111484157","display_name":"Jim Tschanz","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jim Tschanz","raw_affiliation_strings":["Intel Corporation,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation,USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090790565","display_name":"Wilfred Gomes","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wilfred Gomes","raw_affiliation_strings":["Intel Corporation,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation,USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111376807","display_name":"Jonathan Douglas","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jonathan Douglas","raw_affiliation_strings":["Intel Corporation,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation,USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":3.4034,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.93314359,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":95,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10175","display_name":"Advanced DC-DC Converters","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10175","display_name":"Advanced DC-DC Converters","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.0019000000320374966,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.00019999999494757503,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/buck-converter","display_name":"buck converter","score":0.734000027179718},{"id":"https://openalex.org/keywords/integrated-voltage-regulator","display_name":"integrated voltage regulator","score":0.8119999766349792},{"id":"https://openalex.org/keywords/chiplets","display_name":"chiplets","score":0.7269999980926514},{"id":"https://openalex.org/keywords/zero-voltage-switching","display_name":"zero-voltage switching","score":0.8679999709129333},{"id":"https://openalex.org/keywords/all-digital-control","display_name":"all-digital control","score":0.9039999842643738},{"id":"https://openalex.org/keywords/ldmos","display_name":"LDMOS","score":0.8700000047683716},{"id":"https://openalex.org/keywords/high-current-density","display_name":"high current density","score":0.7889999747276306},{"id":"https://openalex.org/keywords/conversion-efficiency","display_name":"conversion efficiency","score":0.6690000295639038},{"id":"https://openalex.org/keywords/power-management-integrated-circuits","display_name":"power management integrated circuits","score":0.4390000104904175}],"concepts":[{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.4785352647304535},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.44214504957199097},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.32982122898101807},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.19709107279777527}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vlsitechnologyandcir46783.2024.10631523","doi":"https://doi.org/10.1109/vlsitechnologyandcir46783.2024.10631523","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vlsitechnologyandcir46783.2024.10631523","pdf_url":null,"source":{"id":"https://openalex.org/S4363605407","display_name":"IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.6773999929428101,"id":"https://metadata.un.org/sdg/9"},{"display_name":"Affordable and clean energy","score":0.5690000057220459,"id":"https://metadata.un.org/sdg/7"}],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2151613457","https://openalex.org/W2169704026","https://openalex.org/W4415236286","https://openalex.org/W4378805920","https://openalex.org/W2150421185","https://openalex.org/W2063623361","https://openalex.org/W4410858487","https://openalex.org/W2112558701","https://openalex.org/W2171805259","https://openalex.org/W7082625265"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,14,19,46],"5.4V-Vin,":[4],"0.6-1.8V":[5],"Vout,":[6],"10MHz":[7],"LDMOS-based":[8],"buck":[9],"IVR":[10,43],"chiplet":[11],"implemented":[12],"in":[13],"55nm":[15],"BCD":[16],"process":[17],"featuring":[18],"self-timed":[20],"bootstrap":[21],"technique":[22],"and":[23,32,52],"same-cycle":[24],"all-digital":[25],"ZVS":[26],"control":[27],"to":[28],"achieve":[29],"9.3A/mm2current":[30],"density":[31],"93.6%":[33],"peak":[34],"conversion":[35],"efficiency,":[36],"while":[37],"meeting":[38],"all":[39],"reliability":[40],"constraints.":[41],"The":[42],"chip":[44],"supports":[45],"maximum":[47],"load":[48],"current":[49],"of":[50],"80A":[51],"occupies":[53],"8.6mm2die":[54],"area.":[55]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":3}],"updated_date":"2026-10-14T16:39:01.820549","created_date":"2024-08-27T00:00:00"}