{"id":"https://openalex.org/W4401431981","doi":"https://doi.org/10.21203/rs.3.rs-4741305/v1","title":"ASIC Design of Area Efficient Analog Frontend for Image Sharpening Applications","display_name":"ASIC Design of Area Efficient Analog Frontend for Image Sharpening Applications","publication_year":2024,"publication_date":"2024-08-08","ids":{"openalex":"https://openalex.org/W4401431981","doi":"https://doi.org/10.21203/rs.3.rs-4741305/v1"},"language":"en","primary_location":{"id":"doi:10.21203/rs.3.rs-4741305/v1","doi":"https://doi.org/10.21203/rs.3.rs-4741305/v1","is_oa":true,"landing_page_url":"https://doi.org/10.21203/rs.3.rs-4741305/v1","pdf_url":null,"source":{"id":"https://openalex.org/S4306525896","display_name":"Research Square","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Research Square","raw_type":"posted-content"},"volume":null,"type":"preprint","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://doi.org/10.21203/rs.3.rs-4741305/v1","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036695518","display_name":"K. N. Vijeyakumar","orcid":"https://orcid.org/0000-0002-4540-9198","observed_orcids":["https://orcid.org/0000-0002-4540-9198"]},"institutions":[{"id":"https://openalex.org/I170558118","display_name":"Sri Venkateswara University","ror":"https://ror.org/05weahn72","country_code":"IN","type":"education","lineage":["https://openalex.org/I170558118"]},{"id":"https://openalex.org/I4405261004","display_name":"Sri Venkateswara College of Engineering Tirupati","ror":"https://ror.org/04m245a70","country_code":"IN","type":"education","lineage":["https://openalex.org/I4405261004"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"K N Vijeyakumar","raw_affiliation_strings":["Dr.Mahalingam College of Engineering and Technology","Sri Venkateswara College of Engineering"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dr.Mahalingam College of Engineering and Technology","institution_ids":[]},{"raw_affiliation_string":"Sri Venkateswara College of Engineering","institution_ids":["https://openalex.org/I170558118","https://openalex.org/I4405261004"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5093743892","display_name":"Silambarasan Dharmalingam","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I170558118","display_name":"Sri Venkateswara University","ror":"https://ror.org/05weahn72","country_code":"IN","type":"education","lineage":["https://openalex.org/I170558118"]},{"id":"https://openalex.org/I4405261004","display_name":"Sri Venkateswara College of Engineering Tirupati","ror":"https://ror.org/04m245a70","country_code":"IN","type":"education","lineage":["https://openalex.org/I4405261004"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Silambarasan Dharmalingam","raw_affiliation_strings":["Sri Venkateswara College of Engineering","Department of Electronics and Communication Engineering, Sri Venkateswara College of Engineering, Chennai -602117, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Sri Venkateswara College of Engineering","institution_ids":["https://openalex.org/I170558118","https://openalex.org/I4405261004"]},{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Sri Venkateswara College of Engineering, Chennai -602117, India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021498849","display_name":"Talluri Vineel Jessy","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Talluri Vineel Jessy","raw_affiliation_strings":["Dr.Mahalingam College of Engineering and Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dr.Mahalingam College of Engineering and Technology","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5106361623","display_name":"M. Manjubala","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I170558118","display_name":"Sri Venkateswara University","ror":"https://ror.org/05weahn72","country_code":"IN","type":"education","lineage":["https://openalex.org/I170558118"]},{"id":"https://openalex.org/I4405261004","display_name":"Sri Venkateswara College of Engineering Tirupati","ror":"https://ror.org/04m245a70","country_code":"IN","type":"education","lineage":["https://openalex.org/I4405261004"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"M Manjubala","raw_affiliation_strings":["Dr.Mahalingam College of Engineering and Technology","Sri Venkateswara College of Engineering"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dr.Mahalingam College of Engineering and Technology","institution_ids":[]},{"raw_affiliation_string":"Sri Venkateswara College of Engineering","institution_ids":["https://openalex.org/I170558118","https://openalex.org/I4405261004"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108654192","display_name":"B. Lakshmi Priya","orcid":"https://orcid.org/0000-0002-4460-6915","observed_orcids":["https://orcid.org/0000-0002-4460-6915"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Bhagavathi Priya","raw_affiliation_strings":["Dr.Mahalingam College of Engineering and Technology","Department of Electronics Engineering(VLSI Design & Technology), Dr.Mahalingam College of Engineering and Technology, Coimbatore -642003, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dr.Mahalingam College of Engineering and Technology","institution_ids":[]},{"raw_affiliation_string":"Department of Electronics Engineering(VLSI Design & Technology), Dr.Mahalingam College of Engineering and Technology, Coimbatore -642003, India","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.000699999975040555,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.0006000000284984708,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/analog-front-end","display_name":"analog front-end","score":0.7279999852180481},{"id":"https://openalex.org/keywords/image-sharpening","display_name":"image sharpening","score":0.8709999918937683},{"id":"https://openalex.org/keywords/bias-current","display_name":"bias current","score":0.4819999933242798},{"id":"https://openalex.org/keywords/area-efficiency","display_name":"area efficiency","score":0.7559999823570251},{"id":"https://openalex.org/keywords/0-18-mum-cmos","display_name":"0.18 \u03bcm CMOS","score":0.8050000071525574}],"concepts":[{"id":"https://openalex.org/C2781137444","wikidata":"https://www.wikidata.org/wiki/Q237105","display_name":"Sharpening","level":2,"score":0.8911634683609009},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6209980845451355},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.5844867825508118},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.5395774841308594},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.5306991934776306},{"id":"https://openalex.org/C160633673","wikidata":"https://www.wikidata.org/wiki/Q355198","display_name":"Pixel","level":2,"score":0.5223739743232727},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.501013994216919},{"id":"https://openalex.org/C9417928","wikidata":"https://www.wikidata.org/wiki/Q1070689","display_name":"Image processing","level":3,"score":0.4991624355316162},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.49478381872177124},{"id":"https://openalex.org/C379707","wikidata":"https://www.wikidata.org/wiki/Q2328303","display_name":"Analog signal processing","level":4,"score":0.42220914363861084},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3910999894142151},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.3760114312171936},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.3640267848968506},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.3139665424823761},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.30056172609329224},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.2616650462150574},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2078125774860382},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1752280294895172},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.11725190281867981},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.21203/rs.3.rs-4741305/v1","doi":"https://doi.org/10.21203/rs.3.rs-4741305/v1","is_oa":true,"landing_page_url":"https://doi.org/10.21203/rs.3.rs-4741305/v1","pdf_url":null,"source":{"id":"https://openalex.org/S4306525896","display_name":"Research Square","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Research Square","raw_type":"posted-content"}],"best_oa_location":{"id":"doi:10.21203/rs.3.rs-4741305/v1","doi":"https://doi.org/10.21203/rs.3.rs-4741305/v1","is_oa":true,"landing_page_url":"https://doi.org/10.21203/rs.3.rs-4741305/v1","pdf_url":null,"source":{"id":"https://openalex.org/S4306525896","display_name":"Research Square","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"listed_in":[],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Research Square","raw_type":"posted-content"},"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":32,"referenced_works":["https://openalex.org/W1570853692","https://openalex.org/W2013971757","https://openalex.org/W2026394106","https://openalex.org/W2033097834","https://openalex.org/W2036315407","https://openalex.org/W2054241121","https://openalex.org/W2055399164","https://openalex.org/W2084493776","https://openalex.org/W2088263286","https://openalex.org/W2111523736","https://openalex.org/W2113350594","https://openalex.org/W2121827958","https://openalex.org/W2144854495","https://openalex.org/W2166538457","https://openalex.org/W2186444698","https://openalex.org/W2188331563","https://openalex.org/W2280573371","https://openalex.org/W2461498562","https://openalex.org/W2484281980","https://openalex.org/W2509009364","https://openalex.org/W2533140134","https://openalex.org/W2758080665","https://openalex.org/W2807112069","https://openalex.org/W2928221274","https://openalex.org/W2970794526","https://openalex.org/W2979709738","https://openalex.org/W2990307067","https://openalex.org/W3119456559","https://openalex.org/W3135629411","https://openalex.org/W3184115870","https://openalex.org/W4245433599","https://openalex.org/W4391012170"],"related_works":["https://openalex.org/W4410766990","https://openalex.org/W4391012170","https://openalex.org/W2560985979","https://openalex.org/W1973909423","https://openalex.org/W2609625076","https://openalex.org/W2110654976","https://openalex.org/W4382536759","https://openalex.org/W2472545333","https://openalex.org/W2038361266","https://openalex.org/W1650429692"],"abstract_inverted_index":{"Abstract":[0],"In":[1],"this":[2],"research":[3],"article":[4],"we":[5,122],"propose":[6],"a":[7,23,49],"new":[8],"analog":[9,12],"sharpening":[10],"filter":[11,102],"frontend":[13],"(SAF)":[14],"for":[15,131,172],"image":[16,173],"enhancement.":[17],"The":[18,45,79],"SAF":[19,47,71,139,152],"is":[20,107,141],"built":[21],"using":[22,143],"bulk-controlled":[24],"datum":[25],"pair":[26],"(BC-DP),":[27],"enabling":[28],"threshold":[29],"equalization":[30],"between":[31],"amplifying":[32],"and":[33,36,97,133,153],"load":[34],"MOSFETs":[35,180],"achieving":[37],"better":[38,86,161],"linearization":[39],"in":[40,57,77,127],"the":[41,62,66,69,101,110,124,128,134,138,150,167,185],"processed":[42],"output":[43],"signal.":[44],"reported":[46,151,186],"incorporates":[48],"differential":[50],"weight":[51],"mask":[52],"to":[53,90,99,118,159,166,183],"achieve":[54,119,160],"bias":[55],"currents":[56],"cascaded":[58],"BC-DPs.":[59],"To":[60],"process":[61],"3\u00d73":[63],"kernel":[64,130],"of":[65,82,114,137],"input":[67,129],"image,":[68],"proposed":[70,171],"utilizes":[72],"nine":[73],"BC-DP":[74,83,145],"cells":[75,84],"connected":[76],"parallel.":[78],"parallel":[80],"operation":[81],"achieves":[85],"processing":[87,105,174],"speed":[88],"compared":[89,165],"their":[91],"digital":[92],"counterparts,":[93],"which":[94],"employ":[95],"adders":[96],"multipliers":[98],"realize":[100],"structure":[103],"whose":[104],"capability":[106],"bottlenecked":[108],"by":[109],"carry":[111],"propagation":[112],"delay":[113],"adder":[115],"units.":[116],"Furthermore,":[117],"area":[120],"efficiency,":[121],"omit":[123],"corner":[125],"pixels":[126],"processing,":[132],"truncated":[135,155],"version":[136,156],"(SAFTrun)":[140],"realized":[142],"five":[144],"cells.":[146],"Simulations":[147],"reveal":[148],"that":[149],"its":[154],"are":[157,181],"able":[158],"operating":[162],"frequencies":[163],"when":[164],"few":[168],"other":[169],"AFEs":[170],"applications.":[175],"Semi-Conductor":[176],"Laboratory":[177],"(SCL)":[178],"180nm":[179],"used":[182],"implement":[184],"SAFs.":[187]},"counts_by_year":[],"updated_date":"2026-11-09T13:22:03.289127","created_date":"2024-08-09T00:00:00"}