{"id":"https://openalex.org/W4401328362","doi":"https://doi.org/10.1109/jetcas.2024.3438250","title":"Dynamic Fault Tolerance Approach for Network-on-Chip Architecture","display_name":"Dynamic Fault Tolerance Approach for Network-on-Chip Architecture","publication_year":2024,"publication_date":"2024-08-05","ids":{"openalex":"https://openalex.org/W4401328362","doi":"https://doi.org/10.1109/jetcas.2024.3438250"},"language":"en","primary_location":{"id":"doi:10.1109/jetcas.2024.3438250","doi":"https://doi.org/10.1109/jetcas.2024.3438250","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jetcas.2024.3438250","pdf_url":null,"source":{"id":"https://openalex.org/S142323794","display_name":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","issn_l":"2156-3357","issn":["2156-3357","2156-3365"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","jufo-2","norway-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","raw_type":"journal-article"},"volume":null,"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014459964","display_name":"Kasem Khalil","orcid":"https://orcid.org/0000-0002-9659-8566","observed_orcids":["https://orcid.org/0000-0002-9659-8566"]},"institutions":[{"id":"https://openalex.org/I368840534","display_name":"University of Mississippi","ror":"https://ror.org/02teq1165","country_code":"US","type":"education","lineage":["https://openalex.org/I368840534","https://openalex.org/I4210141039"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kasem Khalil","raw_affiliation_strings":["Electrical and Computer Engineering Department, University of Mississippi, Oxford, MS, USA"],"raw_orcid":"https://orcid.org/0000-0002-9659-8566","affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of Mississippi, Oxford, MS, USA","institution_ids":["https://openalex.org/I368840534"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051962405","display_name":"Ashok Kumar","orcid":"https://orcid.org/0000-0002-1160-0154","observed_orcids":["https://orcid.org/0000-0002-1160-0154"]},"institutions":[{"id":"https://openalex.org/I79516672","display_name":"University of Louisiana at Lafayette","ror":"https://ror.org/01x8rc503","country_code":"US","type":"education","lineage":["https://openalex.org/I2799628689","https://openalex.org/I79516672"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ashok Kumar","raw_affiliation_strings":["Center for Advanced Computer Studies, University of Louisiana at Lafayette, Lafayette, LA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for Advanced Computer Studies, University of Louisiana at Lafayette, Lafayette, LA, USA","institution_ids":["https://openalex.org/I79516672"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010023744","display_name":"Magdy Bayoumi","orcid":"https://orcid.org/0000-0002-0630-5273","observed_orcids":["https://orcid.org/0000-0002-0630-5273"]},"institutions":[{"id":"https://openalex.org/I79516672","display_name":"University of Louisiana at Lafayette","ror":"https://ror.org/01x8rc503","country_code":"US","type":"education","lineage":["https://openalex.org/I2799628689","https://openalex.org/I79516672"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Magdy Bayoumi","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Louisiana at Lafayette, Lafayette, LA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Louisiana at Lafayette, Lafayette, LA, USA","institution_ids":["https://openalex.org/I79516672"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":2495,"currency":"USD","value_usd":2495},"apc_paid":null,"fwci":2.402,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.88548132,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"14","issue":"3","first_page":"384","last_page":"394"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/network-on-chip","display_name":"network-on-chip","score":0.9750000238418579},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"fault tolerance","score":0.8230000138282776},{"id":"https://openalex.org/keywords/router-failure","display_name":"router failure","score":0.546999990940094},{"id":"https://openalex.org/keywords/dynamic-reconfiguration","display_name":"dynamic reconfiguration","score":0.9240000247955322},{"id":"https://openalex.org/keywords/virtual-channel-allocation","display_name":"virtual channel allocation","score":0.9819999933242798},{"id":"https://openalex.org/keywords/mean-time-to-failure","display_name":"mean time to failure","score":0.9539999961853027},{"id":"https://openalex.org/keywords/energy-delay-product","display_name":"energy-delay product","score":0.9700000286102295},{"id":"https://openalex.org/keywords/reliability","display_name":"reliability","score":0.5270000100135803},{"id":"https://openalex.org/keywords/area-overhead","display_name":"area overhead","score":0.6669999957084656},{"id":"https://openalex.org/keywords/fpga-implementation","display_name":"FPGA implementation","score":0.6710000038146973},{"id":"https://openalex.org/keywords/mesh-topology","display_name":"mesh topology","score":0.34299999475479126}],"concepts":[{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.6415973901748657},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.6088577508926392},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5069406032562256},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4862626791000366},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.41247352957725525},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.40103477239608765},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.37622445821762085},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.30156970024108887},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1769140660762787},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jetcas.2024.3438250","doi":"https://doi.org/10.1109/jetcas.2024.3438250","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jetcas.2024.3438250","pdf_url":null,"source":{"id":"https://openalex.org/S142323794","display_name":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","issn_l":"2156-3357","issn":["2156-3357","2156-3365"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","jufo-2","norway-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5378999710083008}],"sustainable_development_goals_aurora":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2038503502","https://openalex.org/W2065289416","https://openalex.org/W2502691491","https://openalex.org/W2017236304","https://openalex.org/W3142211975","https://openalex.org/W1879443270","https://openalex.org/W2018912978","https://openalex.org/W2136854845","https://openalex.org/W2130914040","https://openalex.org/W2119122672"],"abstract_inverted_index":{"Network-on-Chip":[0],"(NoC)":[1],"architecture":[2],"provides":[3],"speed-efficient":[4],"and":[5,29,40,54,69,105,112,131,156,169,186,234],"scalable":[6],"communication":[7],"in":[8,15,165],"complex":[9],"integrated":[10],"circuits.":[11],"Attaining":[12],"fault":[13],"tolerance":[14,47],"NoC":[16,95,99],"architectures":[17],"is":[18,48,58,79,231],"an":[19,75,108,157,180],"ongoing":[20],"research":[21,56],"problem":[22],"aiming":[23],"to":[24,33,59,101,193],"enhance":[25,41],"the":[26,35,42,55,141,145,162,176,198,214,218,222,229],"architecture\u2019s":[27],"reliability":[28,104,220],"performance.":[30],"It":[31,78],"seeks":[32],"mitigate":[34],"impact":[36],"of":[37,128,144,184,228],"router":[38],"failures":[39],"overall":[43],"system":[44],"robustness.":[45],"Fault":[46],"achieved":[49],"by":[50,123],"adding":[51],"additional":[52],"hardware,":[53],"challenge":[57],"attain":[60],"high":[61,63],"reliability,":[62,166],"Mean":[64],"Time":[65],"To":[66],"Failure":[67],"(MTTF),":[68],"low":[70,113],"Energy-Delay-Product":[71],"(EDP)":[72],"while":[73],"sacrificing":[74],"acceptable":[76,109,181],"area.":[77],"particularly":[80],"vital":[81],"for":[82,94,201],"applications":[83],"with":[84,107,221],"uninterrupted":[85,137],"data":[86,138],"flow.":[87],"This":[88],"paper":[89],"proposes":[90,118],"a":[91,119,125,132,226],"fault-tolerance":[92],"approach":[93],"systems":[96],"focusing":[97],"on":[98,150],"routers":[100],"yield":[102],"increased":[103],"MTTF":[106,188],"area":[110,182],"overhead":[111,183],"EDP.":[114,224],"The":[115,172,210],"proposed":[116,146,177,215],"method":[117,147,178,216],"dynamic":[120,126],"reconfiguration":[121],"mechanism":[122],"using":[124,154],"allocation":[127],"virtual":[129],"channels":[130],"bypass":[133],"crossbar":[134],"mechanism,":[135],"ensuring":[136],"flow":[139],"within":[140],"NoC.":[142],"Evaluations":[143],"are":[148,190],"done":[149],"different":[151],"mesh":[152],"sizes":[153],"VHDL":[155],"Altera":[158],"10GX":[159],"FPGA,":[160],"demonstrating":[161],"method\u2019s":[163],"superiority":[164],"reduced":[167],"latency,":[168],"enhanced":[170],"throughput.":[171],"results":[173,211],"show":[174,212],"that":[175,213],"has":[179],"25.3%,":[185],"its":[187],"values":[189],"3.7":[191],"times":[192,195],"18":[194],"higher":[196],"than":[197],"traditional":[199],"methods":[200],"varying":[202],"network":[203],"sizes,":[204],"showing":[205],"remarkable":[206],"robustness":[207],"against":[208],"faults.":[209],"attains":[217],"best-reported":[219],"least":[223],"Additionally,":[225],"layout":[227],"circuit":[230],"also":[232],"created":[233],"studied.":[235]},"counts_by_year":[{"year":2026,"cited_by_count":8},{"year":2025,"cited_by_count":5},{"year":2024,"cited_by_count":1}],"updated_date":"2026-08-28T12:50:07.497085","created_date":"2025-10-10T00:00:00"}