{"id":"https://openalex.org/W4396789232","doi":"https://doi.org/10.1007/978-981-97-1260-1_9","title":"Implementing Power and Performance Optimization Techniques on Wireless SoC Design at Synthesis","display_name":"Implementing Power and Performance Optimization Techniques on Wireless SoC Design at Synthesis","publication_year":2024,"publication_date":"2024-01-01","ids":{"openalex":"https://openalex.org/W4396789232","doi":"https://doi.org/10.1007/978-981-97-1260-1_9"},"language":"en","primary_location":{"id":"doi:10.1007/978-981-97-1260-1_9","doi":"https://doi.org/10.1007/978-981-97-1260-1_9","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-981-97-1260-1_9","pdf_url":null,"source":{"id":"https://openalex.org/S4210169156","display_name":"Lecture notes in networks and systems","issn_l":"2367-3389","issn":["2367-3389","2367-3370"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","jufo-1","norway-1"],"host_organization":"https://openalex.org/P4310319972","host_organization_name":"Springer International Publishing","host_organization_lineage":["https://openalex.org/P4310319972","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer International Publishing","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Networks and Systems","raw_type":"book-chapter"},"volume":{"id":"https://openalex.org/W4396789190","display_name":"Intelligent Strategies for ICT"},"type":"conference-paper","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111192856","display_name":"Maitreyee Vaidya","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4405273661","display_name":"COEP Technological University","ror":"https://ror.org/008128n17","country_code":"IN","type":"education","lineage":["https://openalex.org/I4405273661"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Maitreyee Vaidya","raw_affiliation_strings":["Department of Electronics and Telecommunication Engineering, COEP Technological University, Pune, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Telecommunication Engineering, COEP Technological University, Pune, India","institution_ids":["https://openalex.org/I4405273661"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058145709","display_name":"Vaishali V. Ingale","orcid":"https://orcid.org/0009-0008-0224-5139","observed_orcids":["https://orcid.org/0009-0008-0224-5139"]},"institutions":[{"id":"https://openalex.org/I4405273661","display_name":"COEP Technological University","ror":"https://ror.org/008128n17","country_code":"IN","type":"education","lineage":["https://openalex.org/I4405273661"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Vaishali Ingale","raw_affiliation_strings":["Department of Electronics and Telecommunication Engineering, COEP Technological University, Pune, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Telecommunication Engineering, COEP Technological University, Pune, India","institution_ids":["https://openalex.org/I4405273661"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5004974180","display_name":"Vanita R. Agarwal","orcid":"https://orcid.org/0000-0001-9053-2577","observed_orcids":["https://orcid.org/0000-0001-9053-2577"]},"institutions":[{"id":"https://openalex.org/I4405273661","display_name":"COEP Technological University","ror":"https://ror.org/008128n17","country_code":"IN","type":"education","lineage":["https://openalex.org/I4405273661"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Vanita Agarwal","raw_affiliation_strings":["Department of Electronics and Telecommunication Engineering, COEP Technological University, Pune, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Telecommunication Engineering, COEP Technological University, Pune, India","institution_ids":["https://openalex.org/I4405273661"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5111192856"],"corresponding_institution_ids":["https://openalex.org/I4405273661"],"apc_list":null,"apc_paid":null,"fwci":0.6682,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.50161262,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"97","last_page":"109"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.7865999937057495,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.7865999937057495,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.18950000405311584,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.007600000128149986,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/low-power-design","display_name":"low power design","score":0.7960000038146973},{"id":"https://openalex.org/keywords/high-frequency-design","display_name":"high-frequency design","score":0.6389999985694885},{"id":"https://openalex.org/keywords/synthesis-optimization","display_name":"synthesis optimization","score":0.6729999780654907},{"id":"https://openalex.org/keywords/leakage-power","display_name":"leakage power","score":0.847000002861023},{"id":"https://openalex.org/keywords/power-performance-area-tradeoff","display_name":"power-performance-area tradeoff","score":0.6039999723434448},{"id":"https://openalex.org/keywords/clock-gating","display_name":"clock gating","score":0.6269999742507935},{"id":"https://openalex.org/keywords/boundary-optimization","display_name":"boundary optimization","score":0.9800000190734863},{"id":"https://openalex.org/keywords/clock-tree-synthesis","display_name":"clock tree synthesis","score":0.6769999861717224},{"id":"https://openalex.org/keywords/vlsi-design-flow","display_name":"VLSI design flow","score":0.7289999723434448}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5375461578369141},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.4720272123813629},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.33850109577178955},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.32724449038505554},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11830121278762817}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1007/978-981-97-1260-1_9","doi":"https://doi.org/10.1007/978-981-97-1260-1_9","is_oa":false,"landing_page_url":"https://doi.org/10.1007/978-981-97-1260-1_9","pdf_url":null,"source":{"id":"https://openalex.org/S4210169156","display_name":"Lecture notes in networks and systems","issn_l":"2367-3389","issn":["2367-3389","2367-3370"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","jufo-1","norway-1"],"host_organization":"https://openalex.org/P4310319972","host_organization_name":"Springer International Publishing","host_organization_lineage":["https://openalex.org/P4310319972","https://openalex.org/P4310319965"],"host_organization_lineage_names":["Springer International Publishing","Springer Nature"],"type":"book series"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lecture Notes in Networks and Systems","raw_type":"book-chapter"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6773999929428101,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W1604658479","https://openalex.org/W2787006802","https://openalex.org/W2909444513"],"related_works":["https://openalex.org/W7106823499","https://openalex.org/W71238841","https://openalex.org/W4411436071","https://openalex.org/W2305914090","https://openalex.org/W1980943149","https://openalex.org/W7077976194","https://openalex.org/W1979764693","https://openalex.org/W7134282845","https://openalex.org/W2003547208","https://openalex.org/W1933218276"],"abstract_inverted_index":null,"counts_by_year":[{"year":2026,"cited_by_count":1}],"updated_date":"2026-11-12T12:28:57.059296","created_date":"2024-05-11T00:00:00"}