{"id":"https://openalex.org/W4396237147","doi":"https://doi.org/10.12785/ijcds/160131","title":"An FPGA Implementation of Basic Video Processing and Timing Analysis for Real-Time Application","display_name":"An FPGA Implementation of Basic Video Processing and Timing Analysis for Real-Time Application","publication_year":2024,"publication_date":"2024-04-29","ids":{"openalex":"https://openalex.org/W4396237147","doi":"https://doi.org/10.12785/ijcds/160131"},"language":"en","primary_location":{"id":"doi:10.12785/ijcds/160131","doi":"https://doi.org/10.12785/ijcds/160131","is_oa":true,"landing_page_url":"https://doi.org/10.12785/ijcds/160131","pdf_url":null,"source":{"id":"https://openalex.org/S2765015152","display_name":"International Journal of Computing and Digital Systems","issn_l":"2210-142X","issn":["2210-142X","2535-9886"],"is_oa":true,"is_in_doaj":true,"is_core":true,"listed_in":["cwts-core","doaj","norway-1","poland-20","russia-white-list-3"],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Computing and Digital Systems","raw_type":"journal-article"},"volume":null,"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"diamond","oa_url":"https://doi.org/10.12785/ijcds/160131","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014351037","display_name":"Marwan Abdulkhaleq AL-Yoonus","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I12150220","display_name":"University of Mosul","ror":"https://ror.org/039cf4q47","country_code":"IQ","type":"education","lineage":["https://openalex.org/I12150220"]}],"countries":["IQ"],"is_corresponding":false,"raw_author_name":"Marwan Abdulkhaleq Al-yoonus","raw_affiliation_strings":["Electrical Engineering Department, College of Engineering, University of Mosul, Iraq"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, College of Engineering, University of Mosul, Iraq","institution_ids":["https://openalex.org/I12150220"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5018091886","display_name":"Saad Al-Kazzaz","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I12150220","display_name":"University of Mosul","ror":"https://ror.org/039cf4q47","country_code":"IQ","type":"education","lineage":["https://openalex.org/I12150220"]}],"countries":["IQ"],"is_corresponding":false,"raw_author_name":"Saad Ahmed Al-kazzaz","raw_affiliation_strings":["Mechatronics Engineering Department, College of Engineering, University of Mosul, Iraq"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Mechatronics Engineering Department, College of Engineering, University of Mosul, Iraq","institution_ids":["https://openalex.org/I12150220"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I12150220"],"apc_list":null,"apc_paid":null,"fwci":0.1037,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.29608769,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":93,"max":96},"biblio":{"volume":"15","issue":"1","first_page":"391","last_page":"402"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12941","display_name":"Embedded Systems and FPGA Design","score":0.0010999999940395355,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.0005000000237487257,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/fpga-implementation","display_name":"FPGA implementation","score":0.8119999766349792},{"id":"https://openalex.org/keywords/real-time-video-processing","display_name":"real-time video processing","score":0.9860000014305115},{"id":"https://openalex.org/keywords/roi-extraction","display_name":"region of interest extraction","score":0.8529999852180481},{"id":"https://openalex.org/keywords/background-subtraction","display_name":"background subtraction","score":0.8230000138282776},{"id":"https://openalex.org/keywords/timing-analysis","display_name":"timing analysis","score":0.9200000166893005},{"id":"https://openalex.org/keywords/latency","display_name":"latency","score":0.45100000500679016},{"id":"https://openalex.org/keywords/verilog-design","display_name":"Verilog design","score":0.6119999885559082},{"id":"https://openalex.org/keywords/camera-image-processing","display_name":"camera image processing","score":0.42100000381469727}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8046220541000366},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.716970682144165},{"id":"https://openalex.org/C160633673","wikidata":"https://www.wikidata.org/wiki/Q355198","display_name":"Pixel","level":2,"score":0.6597235798835754},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.6593843698501587},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5378398895263672},{"id":"https://openalex.org/C9417928","wikidata":"https://www.wikidata.org/wiki/Q1070689","display_name":"Image processing","level":3,"score":0.5154086351394653},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.4624275267124176},{"id":"https://openalex.org/C32653426","wikidata":"https://www.wikidata.org/wiki/Q3813641","display_name":"Background subtraction","level":3,"score":0.46152180433273315},{"id":"https://openalex.org/C68060419","wikidata":"https://www.wikidata.org/wiki/Q40754","display_name":"Subtraction","level":2,"score":0.4555749297142029},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.45160141587257385},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.4492932856082916},{"id":"https://openalex.org/C65483669","wikidata":"https://www.wikidata.org/wiki/Q3536669","display_name":"Video processing","level":2,"score":0.4286400079727173},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.4256070852279663},{"id":"https://openalex.org/C121684516","wikidata":"https://www.wikidata.org/wiki/Q7600677","display_name":"Computer graphics (images)","level":1,"score":0.36595553159713745},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.2841234803199768},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.09592357277870178},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.12785/ijcds/160131","doi":"https://doi.org/10.12785/ijcds/160131","is_oa":true,"landing_page_url":"https://doi.org/10.12785/ijcds/160131","pdf_url":null,"source":{"id":"https://openalex.org/S2765015152","display_name":"International Journal of Computing and Digital Systems","issn_l":"2210-142X","issn":["2210-142X","2535-9886"],"is_oa":true,"is_in_doaj":true,"is_core":true,"listed_in":["cwts-core","doaj","norway-1","poland-20","russia-white-list-3"],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Computing and Digital Systems","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.12785/ijcds/160131","doi":"https://doi.org/10.12785/ijcds/160131","is_oa":true,"landing_page_url":"https://doi.org/10.12785/ijcds/160131","pdf_url":null,"source":{"id":"https://openalex.org/S2765015152","display_name":"International Journal of Computing and Digital Systems","issn_l":"2210-142X","issn":["2210-142X","2535-9886"],"is_oa":true,"is_in_doaj":true,"is_core":true,"listed_in":["cwts-core","doaj","norway-1","poland-20","russia-white-list-3"],"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Computing and Digital Systems","raw_type":"journal-article"},"sustainable_development_goals":[],"sustainable_development_goals_aurora":[{"score":0.7099999785423279,"id":"https://metadata.un.org/sdg/4","display_name":"Quality education"}],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W942020462","https://openalex.org/W1486242743","https://openalex.org/W2063526581","https://openalex.org/W2554372160","https://openalex.org/W2586506467","https://openalex.org/W2766134003","https://openalex.org/W2782886432","https://openalex.org/W2895979249","https://openalex.org/W2897374890","https://openalex.org/W2899269234","https://openalex.org/W2965136699","https://openalex.org/W2972378560","https://openalex.org/W2973094595","https://openalex.org/W2981404472","https://openalex.org/W3012199062","https://openalex.org/W3033508357","https://openalex.org/W3033697055","https://openalex.org/W3126478547","https://openalex.org/W3128452571","https://openalex.org/W3162579577","https://openalex.org/W4206367469","https://openalex.org/W4288627258","https://openalex.org/W4293246025","https://openalex.org/W4383070146","https://openalex.org/W4386802142"],"related_works":["https://openalex.org/W4406621238","https://openalex.org/W2391591399","https://openalex.org/W7100189333","https://openalex.org/W2571709319","https://openalex.org/W4393902271","https://openalex.org/W2003708164","https://openalex.org/W2010146141","https://openalex.org/W2361432203","https://openalex.org/W2352118803","https://openalex.org/W1949661419"],"abstract_inverted_index":{"For":[0],"real-time":[1,55,118,159,206],"video":[2,56],"processing,":[3],"the":[4,49,84,98,101,117,121,130,161,170,174,178,183,189,192,203],"analysis":[5,112],"time":[6],"is":[7,26],"a":[8,42],"big":[9],"challenge":[10],"for":[11,29,58,64,205],"researchers.Since":[12],"digital":[13],"images":[14,35],"from":[15],"cameras":[16],"or":[17],"any":[18],"image":[19,90],"sources":[20],"can":[21],"be":[22],"quite":[23],"large,":[24],"it":[25],"common":[27],"practice":[28],"researchers":[30],"to":[31,45,62,96,115,128,152,168],"divide":[32],"these":[33],"large":[34],"into":[36],"smaller":[37],"sub-images.The":[38],"present":[39],"study":[40],"proposes":[41],"subsystem":[43,71,106,196],"module":[44,102,131],"read":[46],"and":[47,81,136,143],"display":[48],"region":[50],"of":[51,54,91,100,108,120,172,177,191],"interest":[52],"(ROI)":[53],"signals":[57,181],"static":[59],"camera":[60],"applications":[61],"prepare":[63],"background":[65,89],"subtraction":[66],"(BGS)":[67],"algorithm":[68],"operation.The":[69],"proposed":[70,122,193],"was":[72,94,113,197],"developed":[73],"using":[74],"Verilog":[75],"hardware":[76],"description":[77],"language":[78],"(HDL),":[79],"synthesized,":[80],"implemented":[82],"in":[83,103,158],"ZYBO":[85],"Z7-10":[86],"platform.An":[87],"ROI":[88,194],"(360\u00d7360)":[92],"resolution":[93],"selected":[95,167],"test":[97],"operation":[99,186],"real":[104],"time.The":[105],"consists":[107],"five":[109,154],"basic":[110,155],"modules.Timing":[111],"used":[114,127,179],"determine":[116],"performance":[119],"subsystem.Multi-clock":[123],"domain":[124],"frequencies":[125,149],"are":[126,139,150,166],"manage":[129],"operations,":[132],"445.5MHz,":[133],"222.75MHz,":[134],"148.5MHz,":[135],"74.25MHz,":[137],"which":[138,201],"six,":[140],"three,":[141],"two,":[142],"one-time":[144],"pixel":[145,162],"clock":[146,180],"frequencies,":[147],"respectively.These":[148],"chosen":[151],"perform":[153],"processing":[156],"operations":[157],"during":[160],"period":[163],"instant.Two":[164],"strategies":[165],"explain":[169],"effectiveness":[171],"choosing":[173],"trigger":[175],"instant":[176],"on":[182],"system":[184],"performance.The":[185],"revealed":[187],"that":[188],"latency":[190],"reading":[195],"13.468ns":[198],"(one-pixel":[199],"period),":[200],"matched":[202],"requirements":[204],"applications.":[207]},"counts_by_year":[{"year":2026,"cited_by_count":1}],"updated_date":"2026-10-08T09:06:37.294493","created_date":"2024-04-30T00:00:00"}