{"id":"https://openalex.org/W4389101745","doi":"https://doi.org/10.1109/sensors56945.2023.10325037","title":"Algorithm-Aware Digital Design for Analog-on-Top Chips: An ASK Demodulator Comparative Study","display_name":"Algorithm-Aware Digital Design for Analog-on-Top Chips: An ASK Demodulator Comparative Study","publication_year":2023,"publication_date":"2023-10-29","ids":{"openalex":"https://openalex.org/W4389101745","doi":"https://doi.org/10.1109/sensors56945.2023.10325037"},"language":"en","primary_location":{"id":"doi:10.1109/sensors56945.2023.10325037","doi":"https://doi.org/10.1109/sensors56945.2023.10325037","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sensors56945.2023.10325037","pdf_url":null,"source":{"id":"https://openalex.org/S4210192710","display_name":"Proceedings of IEEE Sensors/Proceedings of IEEE Sensors ...","issn_l":"1930-0395","issn":["1930-0395","2168-9229","2168-9237"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","jufo-1","norway-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE SENSORS","raw_type":"proceedings-article"},"volume":null,"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5093363750","display_name":"Felice Tecce","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Felice Tecce","raw_affiliation_strings":["STMicroelectronics, AMS R&D,Arzano,NA,Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"STMicroelectronics, AMS R&D,Arzano,NA,Italy","institution_ids":["https://openalex.org/I4210154781"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5093363751","display_name":"Matteo Abate","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Matteo Abate","raw_affiliation_strings":["STMicroelectronics, AMS R&D,Arzano,NA,Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"STMicroelectronics, AMS R&D,Arzano,NA,Italy","institution_ids":["https://openalex.org/I4210154781"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Francesco Del Prete","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Francesco Del Prete","raw_affiliation_strings":["STMicroelectronics, AMS R&D,Arzano,NA,Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"STMicroelectronics, AMS R&D,Arzano,NA,Italy","institution_ids":["https://openalex.org/I4210154781"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084834166","display_name":"Giovanni Amedeo Cirillo","orcid":"https://orcid.org/0000-0002-5563-8277","observed_orcids":["https://orcid.org/0000-0002-5563-8277"]},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Giovanni Amedeo Cirillo","raw_affiliation_strings":["STMicroelectronics, AMS R&D,Cornaredo,MI,Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"STMicroelectronics, AMS R&D,Cornaredo,MI,Italy","institution_ids":["https://openalex.org/I4210154781"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052019408","display_name":"Claudio Parrella","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Claudio Parrella","raw_affiliation_strings":["STMicroelectronics, AMS R&D,Arzano,NA,Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"STMicroelectronics, AMS R&D,Arzano,NA,Italy","institution_ids":["https://openalex.org/I4210154781"]}]},{"author_position":"last","author":{"id":null,"display_name":"Marco Castellano","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Marco Castellano","raw_affiliation_strings":["STMicroelectronics, AMS R&D,Cornaredo,MI,Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"STMicroelectronics, AMS R&D,Cornaredo,MI,Italy","institution_ids":["https://openalex.org/I4210154781"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I4210154781"],"apc_list":null,"apc_paid":null,"fwci":0.179,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.41064039,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.0006000000284984708,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13292","display_name":"Embedded Systems and FPGA Applications","score":0.0006000000284984708,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"high-level synthesis","score":0.722000002861023},{"id":"https://openalex.org/keywords/systemverilog","display_name":"SystemVerilog","score":0.7870000004768372},{"id":"https://openalex.org/keywords/digital-signal-processing-hardware","display_name":"digital signal processing hardware","score":0.6909999847412109},{"id":"https://openalex.org/keywords/dynamic-power","display_name":"dynamic power","score":0.6029999852180481},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"design space exploration","score":0.7210000157356262},{"id":"https://openalex.org/keywords/sensor-networks","display_name":"sensor networks","score":0.5440000295639038}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7349065542221069},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5944390296936035},{"id":"https://openalex.org/C195251586","wikidata":"https://www.wikidata.org/wiki/Q1185939","display_name":"Demodulation","level":3,"score":0.5781130194664001},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5738509893417358},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5291258096694946},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.453035444021225},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.40448033809661865},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.10393026471138},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/sensors56945.2023.10325037","doi":"https://doi.org/10.1109/sensors56945.2023.10325037","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sensors56945.2023.10325037","pdf_url":null,"source":{"id":"https://openalex.org/S4210192710","display_name":"Proceedings of IEEE Sensors/Proceedings of IEEE Sensors ...","issn_l":"1930-0395","issn":["1930-0395","2168-9229","2168-9237"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","jufo-1","norway-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE SENSORS","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1501488688","https://openalex.org/W1517404155","https://openalex.org/W1577129943","https://openalex.org/W2035505403","https://openalex.org/W2083246022","https://openalex.org/W2123334246","https://openalex.org/W2130949306","https://openalex.org/W2160502247","https://openalex.org/W2210370345","https://openalex.org/W2253587711","https://openalex.org/W2321051741","https://openalex.org/W2544084547","https://openalex.org/W2904768536","https://openalex.org/W2950830354","https://openalex.org/W2969420254","https://openalex.org/W2984655992","https://openalex.org/W2997740413","https://openalex.org/W3001528456","https://openalex.org/W3038988173","https://openalex.org/W3108426037","https://openalex.org/W3158922701","https://openalex.org/W4205770700","https://openalex.org/W4255598772","https://openalex.org/W4281566630","https://openalex.org/W4285288148","https://openalex.org/W4306646015","https://openalex.org/W4312711732"],"related_works":["https://openalex.org/W7214127057","https://openalex.org/W2339267479","https://openalex.org/W7064864933","https://openalex.org/W2509111798","https://openalex.org/W3216238009","https://openalex.org/W85522907","https://openalex.org/W2075655993","https://openalex.org/W1905101075","https://openalex.org/W1494867439","https://openalex.org/W2164203747"],"abstract_inverted_index":{"Design":[0],"of":[1,12,98,161],"application-specific":[2],"Digital":[3],"Signal":[4],"Processing":[5],"elements":[6],"is":[7],"related":[8],"to":[9,46],"the":[10,83,96,133],"implementation":[11],"an":[13,86],"algorithm,":[14],"initially":[15],"implemented":[16],"in":[17,104,151,159],"software.":[18],"The":[19],"time-to-design":[20],"can":[21,154],"be":[22,31,37],"extremely":[23],"long,":[24],"especially":[25],"when":[26],"design":[27,63,150],"space":[28,64],"exploration":[29],"must":[30,36],"done":[32],"and":[33,54,74,113,122,139,153],"hardware":[34,119],"description":[35,77],"written":[38],"from":[39,57,110],"scratch.":[40],"Different":[41],"tools":[42,67],"are":[43,68],"nowadays":[44],"available":[45],"generate":[47],"a":[48],"Register":[49],"Transfer":[50],"Level":[51],"(RTL)":[52],"circuit":[53],"corresponding":[55],"testbenches":[56],"software,":[58],"even":[59],"with":[60,127,145,148],"routines":[61],"for":[62,85,95,117],"exploration.":[65],"These":[66],"based":[69],"on":[70],"High-Level":[71],"Synthesis":[72,125],"(HLS)":[73],"High-Language":[75],"Hardware":[76],"(HLH)":[78],"paradigms.":[79],"This":[80],"work":[81],"compares":[82],"RTLs":[84,134],"integrated":[87],"digital":[88],"Amplitude":[89],"Shift":[90],"Keying":[91],"demodulator,":[92],"employable":[93],"either":[94],"recognition":[97],"messages":[99],"detected":[100],"by":[101,137],"transducers":[102],"or":[103],"sensors":[105],"networks.":[106],"SystemVerilog,":[107],"Catapult":[108,140],"HLS":[109,121],"Siemens":[111],"EDA":[112],"SpinalHDL":[114,138],"were":[115],"considered":[116],"canonical":[118],"description,":[120],"HLH":[123],"respectively.":[124],"results":[126,143],"three":[128],"STMicroelectronics":[129],"technologies":[130],"prove":[131],"that":[132],"automatically":[135],"generated":[136],"provide":[141],"area":[142],"comparable":[144],"those":[146],"obtained":[147],"from-scratch":[149],"SystemVerilog":[152],"also":[155],"achieve":[156],"better":[157],"performance":[158],"terms":[160],"dynamic":[162],"power.":[163]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-10-06T10:28:23.643775","created_date":"2023-11-29T00:00:00"}