{"id":"https://openalex.org/W4388145474","doi":"https://doi.org/10.1109/ted.2023.3327348","title":"Impact of Aspect Ratio and Interface Trap Charge on the Performances of Junctionless MOSFET-Based Adiabatic Logic Circuit","display_name":"Impact of Aspect Ratio and Interface Trap Charge on the Performances of Junctionless MOSFET-Based Adiabatic Logic Circuit","publication_year":2023,"publication_date":"2023-11-01","ids":{"openalex":"https://openalex.org/W4388145474","doi":"https://doi.org/10.1109/ted.2023.3327348"},"language":"en","primary_location":{"id":"doi:10.1109/ted.2023.3327348","doi":"https://doi.org/10.1109/ted.2023.3327348","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ted.2023.3327348","pdf_url":null,"source":{"id":"https://openalex.org/S162355128","display_name":"IEEE Transactions on Electron Devices","issn_l":"0018-9383","issn":["0018-9383","1557-9646"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","dongbi-b","jufo-3","norway-2","poland-100","russia-white-list-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Electron Devices","raw_type":"journal-article"},"volume":null,"type":"article","is_traditional":true,"indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016076782","display_name":"Tanushree Ganguli","orcid":"https://orcid.org/0009-0005-7542-4996","observed_orcids":["https://orcid.org/0009-0005-7542-4996"]},"institutions":[{"id":"https://openalex.org/I4405273617","display_name":"Meghnad Saha Institute of Technology","ror":"https://ror.org/0054s5w72","country_code":"IN","type":"education","lineage":["https://openalex.org/I4405273617"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Tanushree Ganguli","raw_affiliation_strings":["Department of ECE, Meghnad Saha Institute of Technology, Kolkata, India"],"raw_orcid":"https://orcid.org/0009-0005-7542-4996","affiliations":[{"raw_affiliation_string":"Department of ECE, Meghnad Saha Institute of Technology, Kolkata, India","institution_ids":["https://openalex.org/I4405273617"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076534210","display_name":"Manash Chanda","orcid":"https://orcid.org/0000-0002-6914-9474","observed_orcids":["https://orcid.org/0000-0002-6914-9474"]},"institutions":[{"id":"https://openalex.org/I4405273617","display_name":"Meghnad Saha Institute of Technology","ror":"https://ror.org/0054s5w72","country_code":"IN","type":"education","lineage":["https://openalex.org/I4405273617"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Manash Chanda","raw_affiliation_strings":["Department of ECE, Meghnad Saha Institute of Technology, Kolkata, India"],"raw_orcid":"https://orcid.org/0000-0002-6914-9474","affiliations":[{"raw_affiliation_string":"Department of ECE, Meghnad Saha Institute of Technology, Kolkata, India","institution_ids":["https://openalex.org/I4405273617"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039050553","display_name":"Angsuman Sarkar","orcid":"https://orcid.org/0000-0002-8709-7532","observed_orcids":["https://orcid.org/0000-0002-8709-7532"]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Angsuman Sarkar","raw_affiliation_strings":["Department of ECE, Kalyani Government Engineering College, Kalyani, India"],"raw_orcid":"https://orcid.org/0000-0002-8709-7532","affiliations":[{"raw_affiliation_string":"Department of ECE, Kalyani Government Engineering College, Kalyani, India","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":2345,"currency":"USD","value_usd":2345},"apc_paid":null,"fwci":0.4989,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.53241996,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":93,"max":96},"biblio":{"volume":"70","issue":"12","first_page":"6157","last_page":"6162"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.8012999892234802,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.8012999892234802,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.18440000712871552,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.003000000026077032,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/junctionless-mosfet","display_name":"junctionless MOSFET","score":0.9980000257492065},{"id":"https://openalex.org/keywords/aspect-ratio","display_name":"aspect ratio","score":0.7820000052452087},{"id":"https://openalex.org/keywords/interface-trap-charge","display_name":"interface trap charge","score":0.9950000047683716},{"id":"https://openalex.org/keywords/subthreshold-operation","display_name":"subthreshold operation","score":0.9480000138282776},{"id":"https://openalex.org/keywords/power-delay-product","display_name":"power-delay product","score":0.9229999780654907},{"id":"https://openalex.org/keywords/power-consumption","display_name":"power consumption","score":0.6489999890327454},{"id":"https://openalex.org/keywords/delay","display_name":"delay","score":0.4580000042915344},{"id":"https://openalex.org/keywords/schottky-barrier","display_name":"Schottky barrier","score":0.9380000233650208},{"id":"https://openalex.org/keywords/analytical-model","display_name":"analytical model","score":0.7540000081062317},{"id":"https://openalex.org/keywords/low-power-digital-circuits","display_name":"low-power digital circuits","score":0.6460000276565552}],"concepts":[{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.7615833282470703},{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.6405124664306641},{"id":"https://openalex.org/C109663097","wikidata":"https://www.wikidata.org/wiki/Q182453","display_name":"Adiabatic process","level":2,"score":0.5986098647117615},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5707610249519348},{"id":"https://openalex.org/C2776391166","wikidata":"https://www.wikidata.org/wiki/Q7236873","display_name":"Power\u2013delay product","level":4,"score":0.48418381810188293},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.47812142968177795},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.42792075872421265},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4260074496269226},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.42094686627388},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.39124011993408203},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.2966383695602417},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.2388990819454193},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.23217889666557312},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.19582435488700867},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16769477725028992},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.0818149745464325},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ted.2023.3327348","doi":"https://doi.org/10.1109/ted.2023.3327348","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ted.2023.3327348","pdf_url":null,"source":{"id":"https://openalex.org/S162355128","display_name":"IEEE Transactions on Electron Devices","issn_l":"0018-9383","issn":["0018-9383","1557-9646"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","dongbi-b","jufo-3","norway-2","poland-100","russia-white-list-1"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Electron Devices","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1969763713","https://openalex.org/W1981299019","https://openalex.org/W2006097283","https://openalex.org/W2006886358","https://openalex.org/W2012574890","https://openalex.org/W2038170265","https://openalex.org/W2051721756","https://openalex.org/W2053645123","https://openalex.org/W2054284160","https://openalex.org/W2105946429","https://openalex.org/W2119378720","https://openalex.org/W2131833150","https://openalex.org/W2152017162","https://openalex.org/W2157011526","https://openalex.org/W2159448561","https://openalex.org/W2246274099","https://openalex.org/W2659585261","https://openalex.org/W3009647873","https://openalex.org/W3119887836","https://openalex.org/W3155093258","https://openalex.org/W3165081649","https://openalex.org/W3207724653","https://openalex.org/W3210632339","https://openalex.org/W4220867507","https://openalex.org/W4290714559","https://openalex.org/W4295308255","https://openalex.org/W4317795041"],"related_works":["https://openalex.org/W3119887836","https://openalex.org/W4220867507","https://openalex.org/W7155722519","https://openalex.org/W3173825955","https://openalex.org/W3025431818","https://openalex.org/W2411928570","https://openalex.org/W2312622670","https://openalex.org/W4384934828","https://openalex.org/W2972791374","https://openalex.org/W2886813482"],"abstract_inverted_index":{"In":[0],"this":[1],"article,":[2],"junctionless":[3,16,85],"MOSFET-based":[4,86],"adiabatic":[5,88],"logic":[6,89],"circuits":[7,90],"have":[8],"been":[9,19,46,75,80,108],"analyzed":[10],"in":[11,48],"the":[12,22,25,30,33,37,51,54,66,71,84,94,100],"subthreshold":[13,87],"regime.":[14],"The":[15,62,97],"MOSFET":[17],"has":[18,45,73,79,106],"calibrated":[20],"on":[21,36,103],"basis":[23],"of":[24,32,53,65,99],"experimental":[26],"results,":[27],"and":[28,40,68,91],"then,":[29],"impact":[31,52,98],"aspect":[34],"ratio":[35],"power,":[38],"delay,":[39],"power":[41,67],"delay":[42,69],"product":[43],"(PDP)":[44],"investigated":[47],"depth.":[49],"Besides,":[50],"interface":[55],"trap":[56],"charges":[57],"(ITCs)":[58],"is":[59],"also":[60,74,107],"discussed.":[61],"analytical":[63,95],"modeling":[64],"considering":[70],"ITC":[72],"detailed.":[76],"SILVACO":[77],"ATLAS":[78],"used":[81],"to":[82,92,111],"simulate":[83],"validate":[93],"models.":[96],"Schottky":[101],"barrier":[102],"digital":[104],"performances":[105],"shown":[109],"here":[110],"present":[112],"clear":[113],"ideas.":[114]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":3}],"updated_date":"2026-11-04T10:54:05.112534","created_date":"2023-11-02T00:00:00"}